

# 19L303-DIGITAL ELECTRONICS PRESENTATION

## BCD RIPPLE COUNTER

**BY:**

**20L108-DHEVAA DHARSHINI B**

**20L116-JEYASHRI R**


**20L141-SHEENA S**

## BCD or Decade Counter Circuit


A binary coded decimal (BCD) is a serial digital counter that counts ten digits .And it resets for every new clock input. As it can go through 10 unique combinations of output, it is also called as “Decade counter”. A BCD counter can count 0000, 0001, 0010, 1000, 1001, 1010, 1011, 1110, 1111, 0000, and 0001 and so on.It is an asynchronous counter. Different flip-flops are used with a different clock pulse

It is called MOD 10 counter,because it goes through ten states.It can be constructed using a minimum of four JK flip-flops. The BCD counter can have 16 combinational states . Out of 16 states, 10 are used. When the counters are connected in series, we can count up to 100 or 1000 based on the application.

## BCD Counter State Diagram



# Circuit diagram:



## Truth Table of Decade Counter

Input Pulses	D	C	B	A
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
0	0	0	0	0 (resets)

# SIMULATION:

## VERILOG CODE:

## TESTBENCH:


testbench.sv



```
1 // Code your testbench here
2 // or browse Examples
3 module bcdtb();
4     reg j,k,clk;
5     wire q1,q2,q4,q8,_q1,_q2,_q4,_q8;
6     bcd b1(j,k,clk,q1,q2,q4,q8,_q1,_q2,_q4,_q8);
7     initial begin
8         clk=0;
9         repeat(50)
10             #5clk=~clk;
11     end
12     initial begin
13         j=1;k=1;#10;
14     end
15     initial begin
16         $dumpfile("dump*.vcd");$dumpvars();end
17 endmodule
```


SV/Verilog Testbe

## DESIGN:

```
design.sv 
1 // Code your design here
2 module bcd(j,k,clk,q1,q2,q4,q8,_q1,_q2,_q4,_q8);
3     input j,k,clk;
4     output q1,q2,q4,q8;
5     output _q1,_q2,_q4,_q8;
6     wire w1;
7     jkff j1(j,k,clk,q1,_q1);
8     jkff j2(_q8,k,q1,q2,_q2);
9     jkff j3(j,k,q2,q4,_q4);
10    and(w1,q4,q2);
11    jkff j4(w1,k,q1,q8,_q8);
12 endmodule
13
14 module jkff(j,k,c1,q,_q);
15     input j,k,c1;
16     output wire _q;
17     output reg q;
18     initial begin
19         q=1;end
20     assign _q=~q;
21     always @ (negedge(c1))
22     begin
23         if(j==1 && k==0)
24             begin q=1; end
25         if(j==0 && k==1)
26             begin q=0; end
27         if(j==1 && k==1)
28             begin q=~q ;end
29         if(j==0 && k==0)
30             begin q=q; end
31     end
32 endmodule
```

SV/Verilog Design

## OUTPUT WAVEFORM:



Note: To revert to EPWave opening in a new browser window, set that option on your user page.



## Applications of BCD Counter

- Clock generation
- Clock division
- Integrated oscillator
- Low power cmos
- TTL compatible inputs
- In frequency counting circuits