

1) What are the absolute minimum dimensions of a transistor? Explain your reasoning. Remember to consider minimum contact size. Do we actually use this minimum size or do we use a slightly larger size for convenience.

I feel like, there is no single universal absolute minimum, I think so. FinFET technology would be the minimum technology with min dimensions.

In our course work, we use 180 nm technology,

NMOS :-

$$A_s = A_d = 5\lambda W$$

$$P_s = P_d = 10\lambda + W$$

PMOS :-

$$A_s = A_d = 5\lambda W$$




$$P_s = P_d = 10\lambda + 1.5W$$

Slightly larger size is preferred for convenience. Order to satisfy, minimum contact size, required enclosures and spacings.

- 2) Draw a common-centroid layout of a simple current-mirror with equal size transistors of $L=180\text{ nm}$ and $W=12\text{ }\mu\text{m}$. Use a finger width of 500 nm for each

transistor segment. Remember to draw the drain, source, gate and bulk connections. Use dummy transistors and all other good layout techniques learned in the lab. Include a floor plan.

$$\begin{aligned}\text{no. of fingers} &= \frac{12\text{ }\mu\text{m}}{0.5\text{ }\mu\text{m}} \\ &= 24 \text{ fingers}\end{aligned}$$



$$\begin{aligned}0 &= 80.0 - 8.0 - Wd \\ 0 &= 72.0 - Wd \\ Wd &= 72.0 \\ Wd &= 17.78 - 1\end{aligned}$$

$$\text{3, } C_1 : C_2 = 1 : 1.4$$

$$D_1 = D_2 = 4$$

$$\text{Unit Capacitor} = 10.56 \mu\text{m} \times 10.56 \mu\text{m}. (W \times L)$$

$$\frac{1}{1.4} = \frac{4C_u}{4C_u + NC_u}$$

$$4C_u + NC_u = 5.6 C_u$$

$$4 + N = 5.6$$

$$N = 1.6$$


$$L_{nu} = \cancel{10} L_0 (N + \sqrt{N(N-1)})$$

$$= 10.56 (1.6 + \sqrt{(1.6)(1.6-1)})$$

$$L_{nu} = 27.24 \mu\text{m}.$$

$$W_{nu} = \frac{N \times L_0^2}{L_{nu}} = \frac{1.6 \times (10.56)^2 \mu\text{m}^2}{27.24}$$

$$= 6.5499 \mu\text{m}$$



4. Draw a layout for two matched polysilicon resistors, like what is shown in Figure 3.14, to realize a total resistance of $15\text{ k}\Omega$ for each resistor. Remember to account for contact resistance. The total component area of both resistors should be between $20\text{ }\mu\text{m}^2$ and $80\text{ }\mu\text{m}^2$ (the actual area occupied by the layout will be greater than this due to routing and DRC constraints like minimum spacings). Determine the length and width of the resistor diffusion. Use an interdigitized layout with four resistance segments for each resistor. Use good layout techniques.

Answer:

$$\text{Let the total area be: } 40\text{ }\mu\text{m}^2.$$

$$\text{Area of 2 resistors} = 20\text{ }\mu\text{m}^2.$$

$$< 20\text{ }\mu\text{m}^2 = W \times L > \text{--- (1)}$$

$$L = \frac{20\text{ }\mu\text{m}^2}{W}$$

$$R_{\text{nom}} = R_s \times \frac{L}{W} + 2 \frac{R_{\text{con}}}{W}$$

$$0.165 =$$

$$15\text{ k} = 0.165\text{ k}\Omega/\text{sq} \times \frac{L}{W} + 2 \frac{0.015\text{ k}\Omega - \mu\text{m}}{W}$$

$$15W = 0.165L + 0.03$$

$$15W = 0.165 \times \frac{20}{W} + 0.03$$

$$15W^2 - 3.3 - 0.03 = 0.$$

for each segment

$$W = 0.2287\text{ }\mu\text{m} \div 4 = 0.0571\text{ }\mu\text{m}$$

$$L = \frac{20}{0.228}$$

$$L = 87.71\text{ }\mu\text{m} = 21.9275\text{ }\mu\text{m}$$

