

CPU versus RTL stored-data latency

Python integer kernel

AUDIT

NOT COMPLETED (equivalence gate)

Pure RTL

CYCLE_DERIVED

54.012600 ms

Source: [benchmarks/accelerator_benefit/figures/01_cpu_vs_rtl_latency_source.csv](#)

Limitation: CPU latency and speedup are intentionally absent.