

FPGA active-core throughput and real-time margin

Active-core throughput

49982089.751 samples/s

DERIVED

Margin versus 1 kSPS

49982.090x

DERIVED

Source: [benchmarks/accelerator_benefit/figures/02_throughput_realtime_margin_source.csv](#)

Limitation: Derived from measured total/input-wait counters; live final decision still needs 30 minutes.