

# Benchmark scopes remain separate

---

**Exact C++ kernel**

MEASURED

**MEASURED CPU**

**FPGA active cycles**

DERIVED

**DERIVED from MEASURED counters**

**UART-paced interval**

MEASURED

**TRANSPORT DIAGNOSTIC**

**Integrated compute latency**

N/A

**NOT MEASURED**

**Vivado power**

ESTIMATED

**ESTIMATED vectorless**

Source: [benchmarks/accelerator\\_benefit/figures/06\\_benchmark\\_scope\\_diagram\\_source.csv](#)

Limitation: Only direct-100-MHz Pure RTL power is combined with 100 MHz active-core latency; integrated energy remains unavailable.