

Benchmark scopes remain separate

Exact C++ kernel

MEASURED

MEASURED CPU

FPGA active cycles

DERIVED

DERIVED from MEASURED counters

UART-paced interval

MEASURED

TRANSPORT DIAGNOSTIC

Integrated compute latency

N/A

NOT MEASURED

Vivado power

ESTIMATED

ESTIMATED vectorless

Source: [benchmarks/accelerator_benefit/figures/06_benchmark_scope_diagram_source.csv](#)

Limitation: Pure RTL energy uses active-core latency; integrated energy remains unavailable.