CS 33

Architecture and Optimization (3)

What About Branches?


Challenge

 instruction control unit must work well ahead of execution unit to generate enough operations to keep EU busy

```
80489f3: mov1
                $0x1, %ecx
                                     Executing
80489f8:
                %rdx,%rdx
         xorq
80489fa:
                %rsi,%rdx
         cmpq
                                     How to continue?
        jnl 8048a25 ←
80489fc:
80489fe:
         movl
                %esi,%edi
8048a00: imull
                (%rax, %rdx, 4), %ecx
```

when it encounters conditional branch, cannot reliably determine where to continue fetching

Modern CPU Design



Branch Outcomes

- When encounter conditional branch, cannot determine where to continue fetching
 - branch taken: transfer control to branch target
 - branch not-taken: continue with next instruction in sequence
- Cannot resolve until outcome determined by branch/integer unit

```
80489f3: mov1
                   $0x1, %ecx
            xorq %rdx,%rdx
  80489f8:
                                Branch not-taken
  80489fa: cmpq %rsi,%rdx
  80489fc: jnl 8048a25
  80489fe: movl %esi,%esi
  8048a00: imull
                   (%rax, %rdx, 4), %ecx
                                             Branch taken
                            %rdi,%rdx
           8048a25:
                    cmpq
           8048a27: jl
                            8048a20
                            0xc(%rbp),%eax
           8048a29: movl
           8048a2c: leal
                            0xffffffe8(%rbp),%esp
           8048a2f: movl
                            %ecx, (%rax)
CS33 Intro to Corlination
```

Branch Prediction

- Idea
 - guess which way branch will go
 - begin executing instructions at predicted position
 - » but don't actually modify register or memory data

```
80489f3:
         movl $0x1, %ecx
80489f8:
         xorq %edx, %edx
         cmpq %rsi,%rdx
80489fa:
                               Predict taken
         jnl 8048a25
80489fc:
            8048a25:
                      cmpq
                             %rdi,%rdx
                                                      Begin
            8048a27:
                      il
                             8048a20
                                                      execution
            8048a29: movl
                             0xc(%rbp), %eax
            8048a2c: leal
                             0xffffffe8(%rbp),%esp
            8048a2f: movl
                             %ecx, (%rax)
```

Branch Prediction Through Loop

```
Assume
  80488b1:
              movl
                      (%rcx, %rdx, 4), %eax
              addl
  80488b4:
                      %eax, (%rdi)
                                                vector length = 100
  80488b6:
              incl
                      %edx
                                   i = 98
  80488b7:
              cmpl
                      %esi,%edx
  80488b9:
              jl
                      80488b1
                                                Predict taken (OK)
  80488b1:
              movl
                      (%rcx, %rdx, 4), %eax
  80488b4:
              addl
                      %eax, (%rdi)
              incl
  80488b6:
                      %edx
                                   i = 99
  80488b7:
                      %esi,%edx
              cmpl
                                                Predict taken
  80488b9:
              jl
                      80488b1
                                                (oops)
  80488b1:
              movl
                      (%rcx, %rdx, 4), %eax
  80488b4:
              addl
                      %eax,(%rdi)
                                                                 Executed
                                                Read
  80488b6:
              incl
                      %edx
                                                invalid
  80488b7:
              cmpl
                      %esi,%edx
                                   i = 100
  80488b9:
                      80488b1
              il
                                                location
              movl
  80488b1:
                      (%rcx, %rdx, 4), %eax
                                                                 Fetched
  80488b4:
              addl
                      %eax,(%rdi)
  80488b6:
              incl
                      %edx
  80488b7:
                      %esi,%edx
                                   i = 101
              cmpl
  80488b9:
              il
                      80488b1
<del>υσου πιτιο το σοπιρατοί σγετοπιε</del>
                                    Q-IVX
```

Branch Misprediction Invalidation

```
Assume
80488b1:
            movl
                     (%rcx, %rdx, 4), %eax
                                                vector length = 100
80488b4:
                     %eax, (%rdi)
            addl
80488b6:
            incl
                     %edx
                                   i = 98
                     %esi,%edx
80488b7:
            cmpl
80488b9:
             jl
                     80488b1
                                                Predict taken (OK)
80488b1:
                     (%rcx, %rdx, 4), %eax
            movl
80488b4:
                     %eax, (%rdi)
            addl
80488b6:
            incl
                     %edx
                                   i = 99
80488b7:
                     %esi,%edx
            cmpl
80488b9:
             jl
                     80488b1
                                                Predict taken (oops)
80488b1:
                     (%rcx, %rdx, 4), %eax
             movl
80488b4
                     <del>%eax,(%rdi)</del>
                     %edx
             incl
80488b7
             cmpl
                                                   Invalidate
2042251 \cdot
90499b6
```

Branch Misprediction Recovery

```
80488b1:
          movl
                  (%rcx, %rdx, 4), %eax
80488b4:
           addl
                  %eax, (%rdi)
80488b6:
           incl
                  %edx
                                 i = 99
80488b7: cmpl
                  %esi,%edx
80488b9:
           jl
                  80488b1
                                              Definitely not taken
                  0xffffffe8(%rbp),%esp
80488bb:
           leal
80488be:
                  %ebx
         popl
80488bf:
         popl
                  %esi
80488c0:
          popl
                  %edi
```

Performance Cost

- multiple clock cycles on modern processor
- can be a major performance limiter

Latency of Loads

```
typedef struct ELE {
  struct ELE *next;
  long data;
} list ele, *list ptr;
int list len(list ptr ls) {
  long len = 0;
 while (ls) {
    len++;
    ls = ls - > next;
  return len;
```

4 CPE

Clearing an Array ...

```
#define ITERS 100000000

void clear_array() {
   long dest[100];
   int iter;
   for (iter=0; iter<ITERS; iter++) {
     long i;
     for (i=0; i<100; i++)
        dest[i] = 0;
   }
}</pre>
```

1 CPE

Store/Load Interaction


```
void write_read(long *src, long *dest, long n) {
  long cnt = n;
  long val = 0;

while(cnt--) {
    *dest = val;
    val = (*src)+1;
  }
}
```

Store/Load Interaction


```
void write_read(long *src,
    long *dest, long n) {
    long cnt = n;
    long val = 0;
    while(cnt--) {
        *dest = val;
        val = (*src)+1;
    }
}
```

```
long a[] = {-10, 17};
Example A: write_read(&a[0],&a[1],3)
```



• CPE 1.3

Example B: write read(&a[0],&a[0],3)





• CPE 7.3


Getting High Performance

- Good compiler and flags
- Don't do anything stupid
 - watch out for hidden algorithmic inefficiencies
 - write compiler-friendly code
 - » watch out for optimization blockers: procedure calls & memory references
 - look carefully at innermost loops (where most work is done)
- Tune code for machine
 - exploit instruction-level parallelism
 - avoid unpredictable branches
 - make code cache friendly (covered soon)

Hyper Threading









Multiple Cores

Chip





Other Stuff

More Cache

Other Stuff

CS 33

Memory Hierarchy I

Random-Access Memory (RAM)

Key features

- RAM is traditionally packaged as a chip
- basic storage unit is normally a cell (one bit per cell)
- multiple RAM chips form a memory

Static RAM (SRAM)

- each cell stores a bit with a four- or six-transistor circuit
- retains value indefinitely, as long as it is kept powered
- relatively insensitive to electrical noise (EMI), radiation, etc.
- faster and more expensive than DRAM

Dynamic RAM (DRAM)

- each cell stores bit with a capacitor; transistor is used for access
- value must be refreshed every 10-100 ms
- more sensitive to disturbances (EMI, radiation,...) than SRAM
- slower and cheaper than SRAM


SRAM vs DRAM Summary

	Trans. per bit	Access time	Needs refresh?	Needs EDC?	Cost	Applications
SRAM	4 or 6	1X	No	Maybe	100x	Cache memories
DRAM	1	10X	Yes	Yes	1X	Main memories, frame buffers

- EDC = error detection and correction
 - to cope with noise, etc.

Conventional DRAM Organization


- dxwDRAM:
 - dw total bits organized as d supercells of size w bits



Reading DRAM Supercell (2,1)

Step 1(a): row access strobe (RAS) selects row 2


Step 1(b): row 2 copied from DRAM array to row buffer




Reading DRAM Supercell (2,1)

Step 2(a): column access strobe (CAS) selects column 1

Step 2(b): supercell (2,1) copied from buffer to data lines, and eventually back to the CPU




Memory Modules



Enhanced DRAMs

- Basic DRAM cell has not changed since its invention in 1966
 - commercialized by Intel in 1970
- DRAMs with better interface logic and faster I/O:
 - synchronous DRAM (SDRAM)
 - » uses a conventional clock signal instead of asynchronous control
 - » allows reuse of the row addresses (e.g., RAS, CAS, CAS, CAS)
 - double data-rate synchronous DRAM (DDR SDRAM)
 - » DDR1
 - twice as fast
 - » DDR2
 - · four times as fast
 - » DDR3
 - eight times as fast

Enhanced DRAMs



Summary

- Memory transfer speed increased by a factor of 8
 - no increase in DRAM Cell Array speed
 - 8 times more data transferred at once
 - » 64 adjacent bytes fetched from DRAM

Quiz 1

A program is loading randomly selected bytes from memory. These bytes will be delivered to the processor on a DDR3 system at a speed that's n times that of an SDR system, where n is:

- a) 1
- b) 2
- c) 4
- d) 8

A Mismatch

- A processor clock cycle is ~0.3 nsecs
 - SunLab machines (Intel Core i5-4690) run at 3.5 GHz
- Basic operations take 1 10 clock cycles
 - -.3-3 nsecs
- Accessing memory takes 70-100 nsecs
- How is this made to work?

Caching to the Rescue


CPU

Cache




Cache Memories


- Cache memories are small, fast SRAM-based memories managed automatically in hardware
 - hold frequently accessed blocks of main memory
- CPU looks first for data in caches (e.g., L1, L2, and L3), then in main memory
- Typical system structure:




General Cache Concepts



General Cache Concepts: Hit



General Cache Concepts: Miss



General Caching Concepts: Types of Cache Misses

Cold (compulsory) miss

cold misses occur because the cache is empty


Conflict miss


- most caches limit blocks to a small subset (sometimes a singleton) of the block positions in RAM
 - » e.g., block i in RAM must be placed in block (i mod 4) in the cache
- conflict misses occur when the cache is large enough, but multiple data objects all map to the same cache block
 - » e.g., referencing blocks 0, 8, 0, 8, 0, 8, ... would miss every time

Capacity miss

 occurs when the set of active cache blocks (working set) is larger than the cache


General Cache Organization (S, E, B)






Example: Direct Mapped Cache (E = 1)

Direct mapped: one line per set Assume: cache block size 8 bytes




Example: Direct Mapped Cache (E = 1)

Direct mapped: one line per set Assume: cache block size 8 bytes



Example: Direct Mapped Cache (E = 1)

Direct mapped: one line per set Assume: cache block size 8 bytes



No match: old line is evicted and replaced

Direct-Mapped Cache Simulation

M=16 byte addresses, B=2 bytes/block, S=4 sets, E=1 Blocks/set

Address trace (reads, one byte per read):

	•	•
0	$[0000_2],$	miss
1	$[0\underline{00}1_2],$	hit
7	$[0111_2],$	miss
8	$[1000_2],$	miss
n	[0000]	miss

	V	Tag	Block
Set 0	1	0	M[0-1]
Set 1			
Set 2			
Set 3	1	0	M[6-7]

```
int sum_array_rows(double a[16][16])
{
    int i, j;
    double sum = 0;


    for (i = 0; i < 16; i++)
        for (j = 0; j < 16; j++)
            sum += a[i][j];
    return sum;
}</pre>
```

```
int sum_array_cols(double a[16][16])
{
    int i, j;
    double sum = 0;

    for (j = 0; i < 16; i++)
        for (i = 0; j < 16; j++)
            sum += a[i][j];
    return sum;
}</pre>
```

Ignore the variables sum, i, j

assume: cold (empty) cache, a[0][0] goes here




```
int sum_array_rows(double a[16][16])
{
   int i, j;
   double sum = 0;

   for (i = 0; i < 16; i++)
        for (j = 0; j < 16; j++)
            sum += a[i][j];
   return sum;
}</pre>
```

```
int sum_array_cols(double a[16][16])
{
   int i, j;
   double sum = 0;

   for (j = 0; i < 16; i++)
        for (i = 0; j < 16; j++)
            sum += a[i][j];
   return sum;
}</pre>
```




```
int sum_array_rows(double a[16][16])
{
   int i, j;
   double sum = 0;

   for (i = 0; i < 16; i++)
        for (j = 0; j < 16; j++)
            sum += a[i][j];
   return sum;
}</pre>
```

```
int sum_array_cols(double a[16][16])
{
    int i, j;
    double sum = 0;

    for (j = 0; j < 16; i++)
        for (i = 0; i < 16; j++)
            sum += a[i][j];
    return sum;
}</pre>
```




Conflict Misses: Aligned

```
double dotprod(double x[8], double y[8]) {
  double sum = 0.0;
  int i;

  for (i=0; i<8; i++)
    sum += x[i] * y[i];

  return sum;
}</pre>
```




Different Alignments

```
double dotprod(double x[8], double y[8]) {
  double sum = 0.0;
  int i;


for (i=0; i<8; i++)
    sum += x[i] * y[i];

return sum;
}</pre>
```




E-way Set-Associative Cache (Here: E = 2)

E = 2: two lines per set



E-way Set-Associative Cache (Here: E = 2)

E = 2: two lines per set




short int (2 Bytes) is here


No match:

- One line in set is selected for eviction and replacement
- Replacement policies: random, least recently used (LRU), ...

Quiz 2

Address of int:





Given the address above and the cache contents as shown, what is the value of the *int* at the given address?

- a) 1111
- b) 3333
- c) 4444
- d) 7777

2-Way Set-Associative Cache Simulation

t=2	s=1	b=1
XX	X	X

M=16 byte addresses, B=2 bytes/block, S=2 sets, E=2 blocks/set

Address trace (reads, one byte per read):

0	$[00\underline{0}0_{2}],$	miss
1	$[00\underline{0}1_2],$	hit
7	[01 <u>1</u> 1 ₂],	miss
8	$[10\underline{0}0_{2}],$	miss
0	[0000 ₂]	hit

	V	Tag	Block
Set 0	1	00	M[0-1]
	1	10	M[8-9]
Set 1	1	01	M[6-7]
Jet I	0		


```
int sum_array_rows(double a[16][16])
{
    int i, j;
    double sum = 0;

    for (i = 0; i < 16; i++)
        for (j = 0; j < 16; j++)
            sum += a[i][j];
    return sum;
}</pre>
```

```
int sum_array_rows(double a[16][16])
{
   int i, j;
   double sum = 0;

   for (j = 0; j < 16; i++)
        for (i = 0; i < 16; j++)
            sum += a[i][j];
   return sum;
}</pre>
```

Ignore the variables sum, i, j




Ignore the variables sum, i, j

```
int sum_array_rows(double a[16][16])
{
    int i, j;
    double sum = 0;

    for (i = 0; i < 16; i++)
        for (j = 0; j < 16; j++)
            sum += a[i][j];
    return sum;
}</pre>
```

```
int sum_array_cols(double a[16][16])
{
   int i, j;
   double sum = 0;

   for (j = 0; i < 16; i++)
        for (i = 0; j < 16; j++)
            sum += a[i][j];
   return sum;
}</pre>
```



32 B = 4 doubles


Ignore the variables sum, i, j

```
int sum_array_rows(double a[16][16])
{
   int i, j;
   double sum = 0;

   for (i = 0; i < 16; i++)
        for (j = 0; j < 16; j++)
            sum += a[i][j];
   return sum;
}</pre>
```

```
int sum_array_cols(double a[16][16])
{
    int i, j;
    double sum = 0;

    for (j = 0; i < 16; i++)
        for (i = 0; j < 16; j++)
            sum += a[i][j];
    return sum;
}</pre>
```




Conflict Misses

```
double dotprod(double x[8], double y[8]) {
  double sum = 0.0;
  int i;


for (i=0; i<8; i++)
    sum += x[i] * y[i];

return sum;
}</pre>
```



Intel Core i5 and i7 Cache Hierarchy

Processor package



L1 i-cache and d-cache:

32 KB, 8-way, Access: 4 cycles

L2 unified cache:

256 KB, 8-way, Access: 11 cycles

L3 unified cache:

8 MB, 16-way, Access: 30-40 cycles

Block size: 64 bytes for

all caches

What About Writes?

- Multiple copies of data exist:
 - L1, L2, main memory, disk
- What to do on a write-hit?
 - write-through (write immediately to memory)
 - write-back (defer write to memory until replacement of line)
 - » need a dirty bit (line different from memory or not)
- What to do on a write-miss?
 - write-allocate (load into cache, update line in cache)
 - » good if more writes to the location follow
 - no-write-allocate (writes immediately to memory)
- Typical
 - write-through + no-write-allocate
 - write-back + write-allocate