


Most of the slides in this lecture are either from or adapted from slides provided by the authors of the textbook "Computer Systems: A Programmer's Perspective," 2^{nd} Edition and are provided from the website of Carnegie-Mellon University, course 15-213, taught by Randy Bryant and David O'Hallaron in Fall 2010. These slides are indicated "Supplied by CMU" in the notes section of the slides.



Superscalar Processor

- Definition: A superscalar processor can issue and execute multiple instructions in one cycle
 - instructions are retrieved from a sequential instruction stream and are usually scheduled dynamically
 - » instructions may be executed out of order
- Benefit: without programming effort, superscalar processors can take advantage of the instruction-level parallelism that most programs have
- Most CPUs since about 1998 are superscalar
- Intel: since Pentium Pro (1995)

CS33 Intro to Computer Systems

XVI-3

Multiple Operations per Instruction

- · addq %rax, %rdx
 - a single operation
- addq %rax, 8(%rdx)
 - three operations
 - » load value from memory
 - » add to it the contents of %rax
 - » store result in memory

CS33 Intro to Computer Systems

XVI-4

Copyright © 2017 Thomas W. Doeppner. All rights reserved.

Instruction-Level Parallelism

- addq 8(%rax), %rax addq %rbx, %rdx
 - can be executed simultaneously: completely independent
- addq 8(%rax), %rbx addq %rbx, %rdx
 - can also be executed simultaneously, but some coordination is required

CS33 Intro to Computer Systems

XVI-5

Copyright © 2017 Thomas W. Doeppner. All rights reserved.

```
Out-of-Order Execution
                  (%rbp), %xmm0
     movss
                  (%rax, %rdx, 4), %xmm0
%xmm0, (%rbp)
      mulss
      movss
                                               these can be
                  %r8, %r9
       addq
                                                executed without
                   %rcx, %r12
       imulq
                                                waiting for the first
                   $1, %rdx
       addq
                                               three to finish
                              XVI-6
CS33 Intro to Computer Systems
                                    Copyright © 2017 Thomas W. Doeppner. All rights reserved.
```

Note that the first three instructions are floating-point instructions, and %xmm0 is a floating-point register.

Speculative Execution

80489f3: movl \$0x1,%ecx 80489f8: xorq %rdx,%rdx 80489fa: cmpq %rsi,%rdx 80489fc: jnl 8048a25

80489fe: movl %esi,%edi

8048a00: imull (%rax,%rdx,4),%ecx

perhaps execute these instructions

CS33 Intro to Computer Systems

XVI-7

Copyright © 2017 Thomas W. Doeppner. All rights reserved.

Haswell CPU

- Functional Units
 - 1) Integer arithmetic, floating-point multiplication, integer and floating-point division, branches
 - 2) Integer arithmetic, floating-point addition, integer and floatingpoint multiplication
 - 3) Load, address computation
 - 4) Load, address computation
 - 5) Store
 - 6) Integer arithmetic
 - 7) Integer arithmetic, branches
 - 8) Store, address computation

CS33 Intro to Computer Systems

XVI-8

Supplied by CMU.

"Haswell" is Intel's code name for recent versions of its Core I7 processor design.

Instruction characte	eristics		
Instruction	Latency	Cycles/Issue	Capacity
Integer Add	1	1	4
Integer Multiply	3	1	1
Integer/Long Divide	3-30	3-30	1
Single/Double FP Add	3	1	1
Single/Double FP Multiply	5	1	2
Single/Double FP Divide	3-15	3-15	1


"Haswell" is Intel's code name for recent versions of its Core I7 processor design.

Haswell CPU Performance Bounds


Integer **Floating Point** 1.00 Latency 3.00 3.00 5.00 Throughput 0.50 1.00 0.50 1.00

CS33 Intro to Computer Systems


XVI-10 Copyright © 2017 Thomas W. Doeppner. All rights reserved.




These numbers are for the Haswell CPU.




This is Figure 5.13 of Bryant and O'Hallaron. It shows the code for the single-precision floating-point version of our example.




These are Figures 5.14 a and b of Bryant and O'Hallaron.




Here we modify the graph of the previous slide to show the relative times required of mul, load, and add.




This is Figure 5.15 of Bryant and O'Hallaron.




Without pipelining, the data flow would appear as shown in the slide.





Since the loads can be pipelined, it's clear that the multiplies form the critical path. (Note that the multiplies cannot be pipelined since each subsequent multiply depends on the result of the previous.)



Since the multiplies form the critical path, here we focus only on them.

Loop Unrolling

```
void unroll2x(vec_ptr_t v, data_t *dest)
{
    int length = vec_length(v);
    int limit = length-1;
    data_t *d = get_vec_start(v);
    data_t x = IDENT;
    int i;
    /* Combine 2 elements at a time */
    for (i = 0; i < limit; i+=2) {
        x = (x OP d[i]) OP d[i+1];
    }
    /* Finish any remaining elements */
    for (; i < length; i++) {
        x = x OP d[i];
    }
    *dest = x;
}</pre>
```

· Perform 2x more useful work per iteration

CS33 Intro to Computer Systems

XVI-20

Quiz 1 **Loop Unrolling** Does it speed things up by void unroll2x(vec_ptr_t v allowing more parallelism? int length = vec_leng a) yes int limit = length-1; b) no data_t *d = get_vec_s data_t x = IDENT; /* Combine 2 elements at a time */ for (i = 0; i < limit; i+=2) {</pre> x = (x OP d[i]) OP d[i+1];/* Finish any remaining elements */ for (; i < length; i++) {</pre> x = x OP d[i];*dest = x;· Perform 2x more useful work per iteration

XVI-21

Supplied by CMU.

CS33 Intro to Computer Systems

Effect of Loop Unrolling

Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Combine4	1.27	3.01	3.01	5.01
Unroll 2x	1.01	3.01	3.01	5.01
Latency bound	1.0	3.0	3.0	5.0
Throughput bound	0.5	1.0	1.0	0.5

- · Helps integer add
 - reduces loop overhead
- · Others don't improve. Why?
 - still sequential dependency

x = (x OP d[i]) OP d[i+1];

CS33 Intro to Computer Systems

XVI-22

Loop Unrolling with Reassociation

```
void unroll2xra(vec_ptr_t v, data_t *dest)
{
    int length = vec_length(v);
    int limit = length-1;
    data_t *d = get_vec_start(v);
    data_t x = IDENT;
    int i;
    /* Combine 2 elements at a time */
    for (i = 0; i < limit; i+=2) {
        x = x OP (d[i] OP d[i+1]);
    }
    /* Finish any remaining elements */
    for (; i < length; i++) {
        x = x OP d[i];
        Compare to before
    }
    *dest = x;
}</pre>
```

- · Can this change the result of the computation?
- · Yes, for FP. Why?

CS33 Intro to Computer Systems

XVI-23

Effect of Reassociation

Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Combine4	1.27	3.01	3.01	5.01
Unroll 2x	1.01	3.01	3.01	5.01
Unroll 2x, reassociate	1.01	1.51	1.51	2.51
Latency bound	1.0	3.0	3.0	5.0
Throughput bound	.5	1.0	1.0	.5


- Nearly 2x speedup for int *, FP +, FP *
 - reason: breaks sequential dependency

$$x = x OP (d[i] OP d[i+1]);$$

- why is that? (next slide)

CS33 Intro to Computer Systems

XVI-24



How much time is required to compute the products shown in the slide? The multiplications in the upper right, directly involving the d_i , could all be done at once, since there are no dependencies; thus computing them can be done in D cycles, where D is the latency required for multiply. The multiplications in the lower left must be done sequentially, since each depends on the previous; thus computing them requires (N/2)*D cycles. Since first of the top right multiplies must be completed before the bottom left multiplies can start, the overall performance has a lower bound of (N/2 + 1)*D.

Loop Unrolling with Separate Accumulators

```
void unroll2xp2x(vec_ptr_t v, data_t *dest)
{
    int length = vec_length(v);
    int limit = length-1;
    data_t *d = get_vec_start(v);
    data_t x0 = IDENT;
    data_t x1 = IDENT;
    int i;
    /* Combine 2 elements at a time */
    for (i = 0; i < limit; i+=2) {
        x0 = x0 OP d[i];
        x1 = x1 OP d[i+1];
    }
    /* Finish any remaining elements */
    for (; i < length; i++) {
        x0 = x0 OP d[i];
    }
    *dest = x0 OP x1;
}</pre>
```

Different form of reassociation

CS33 Intro to Computer Systems

XVI-26

Effect of Separate Accumulators


Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Combine4	1.27	3.01	3.01	5.01
Unroll 2x	1.01	3.01	3.01	5.01
Unroll 2x, reassociate	1.01	1.51	1.51	2.01
Unroll 2x parallel 2x	.81	1.51	1.51	2.51
Latency bound	1.0	3.0	3.0	5.0
Throughput bound	.5	1.0	1.0	.5

- 2x speedup (over unroll 2x) for int *, FP +, FP *
 - breaks sequential dependency in a "cleaner," more obvious way

```
x0 = x0 OP d[i];
x1 = x1 OP d[i+1];
```

CS33 Intro to Computer Systems

XVI-27



Quiz 2


With 3 accumulators there will be 3 independent streams of instructions; with 4 accumulators 4 independent streams of instructions, etc.

Thus with n accumulators we can have a speedup of O(n), as long as n is no greater than the number of available registers.

- a) true
- b) false

CS33 Intro to Computer Systems

XVI-29 Copyright © 2017 Thomas W. Doeppner. All rights reserved.



This is Figure 5.30 from the textbook.

Achievable Performance

Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Achievable scalar	.54	1.01	1.01	.520
Latency bound	1.00	3.00	3.00	5.00
Throughput bound	.5	1.00	1.00	.5

CS33 Intro to Computer Systems XVI–31

Using Vector Instructions

Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Achievable Scalar	.54	1.01	1.01	.520
Latency bound	1.00	3.00	3.00	5.00
Throughput bound	.5	1.00	1.00	.5
Achievable Vector	.05	.24	.25	.16
Vector throughput bound	.06	.12	.25	.12

- · Make use of SSE Instructions
 - parallel operations on multiple data elements


CS33 Intro to Computer Systems

XVI-32


Supplied by CMU.

We'll look at vector instructions in an upcoming lecture.

SSE stands for "streaming SIMD extensions". SIMD stands for "single instruction multiple data" – these are instructions that operate on vectors.




Supplied by CMU, converted to x86-64.





Branch Outcomes

- When encounter conditional branch, cannot determine where to continue fetching
 - branch taken: transfer control to branch target
 - branch not-taken: continue with next instruction in sequence
- · Cannot resolve until outcome determined by branch/integer unit

```
80489f3: movl
                  $0x1,%ecx
  80489f8: xorq
                  %rdx,%rdx
  80489fa: cmpq %rsi,%rdx
                              Branch not-taken
  80489fc: jnl
                  8048a25
                  %esi,%esi
  80489fe: movl
  8048a00: imull (%rax,%rdx,4),%ecx
                                           Branch taken
          8048a25: cmpq %rdi,%rdx
          8048a27: jl
                           8048a20
          8048a29: movl
                           0xc(%rbp), %eax
          8048a2c: leal
                           0xffffffe8(%rbp),%esp
          8048a2f: movl
                           %ecx, (%rax)
CS33 Intro to Continue oyotomo
                           AVI-JJ
```







Branch Misprediction Recovery

```
80488b1: movl (%rcx,%rdx,4),%eax
80488b4: addl %eax,(%rdi)
80488b6: incl %edx
80488b7: cmpl %esi,%edx i = 99
80488b9: jl 80488b1
80488bb: leal 0xffffffe8(%rbp),%esp
80488be: popl %ebx
80488bf: popl %esi
80488c0: popl %edi
```

Performance Cost

- multiple clock cycles on modern processor
- can be a major performance limiter

CS33 Intro to Computer Systems XVI-39

Conditional Moves

```
void minmax1(long *a, long *b,
    long n) {
    long i;
    for (i=0; i<n; i++) {
        if (a[i] > b[i]) {
          long t = a[i];
          a[i] = b[i];
          b[i] = t;
     }
}
```

- Compiled code uses conditional branch
 - · 13.5 CPE for random data
 - 2.5 3.5 CPE for predictable data
- Compiled code uses conditional move instruction
 - 4.0 CPE regardless of data's pattern

CS33 Intro to Computer Systems

XVI-40

This example is from the textbook. Note that in minmax1, a conditional move cannot be used, since the compiler does not know whether a and b are aliased. In minmax2, since both min and max are computed, the compiler is assured that aliasing doesn't matter.

```
Latency of Loads
typedef struct ELE {
 struct ELE *next;
 long data;
} list ele, *list ptr;
                              # len in %rax, ls in %rdi
int list_len(list_ptr ls) {
                              .L11:
                                                  # loop:
 long len = 0;
                                addq $1, %rax # incr len
 while (ls) {
                                movq (%rdi), %rdi # 1s = 1s->next
   len++;
                                testq %rdi, %rdi # test ls
   ls = ls -> next;
                                jne .L11
                                                  # if != 0
                                                   # go to loop
 return len;

    4 CPE


                              XVI-41
 CS33 Intro to Computer Systems
```

This example is from the textbook (Figure 5.31). Here we can't execute the loads in parallel, since each load is dependent on the result of the previous load. The point is that loads (fetching data from memory) have a latency of 4 cycles.


This is adapted from Figure 5.32 of the textbook. There are no data dependencies and thus the stores can be pipelined.

Store/Load Interaction void write_read(long *src, long *dest, long n) { long cnt = n; long val = 0; while(cnt--) { *dest = val; val = (*src)+1; } }


This code is from the textbook.




This is Figure 5.33 of the textbook. Performance depends upon whether *src* and *dest* are the same location.



This is Figure 5.34 of the textbook.



This is Figure 5.35 of the textbook.




This is Figure 5.36 of the textbook.

The arc labelled 1 represents the dependency that the address of where data must be stored must be computed before the data is stored.

The arc labelled 2 represents the check the processor must make to test whether the store will be to the location of the load.

The arc labelled 3 represents the dependency of the load on the stored data if they use the same address.



This is adapted from Figure 5.37 of the textbook.

On the left is the case in which the store is to a different location than the store. On the right is the case in which they are to the same location.

Getting High Performance

- · Good compiler and flags
- · Don't do anything stupid
 - watch out for hidden algorithmic inefficiencies
 - write compiler-friendly code
 - » watch out for optimization blockers: procedure calls & memory references
 - look carefully at innermost loops (where most work is done)
- · Tune code for machine
 - exploit instruction-level parallelism
 - avoid unpredictable branches
 - make code cache friendly (covered soon)

CS33 Intro to Computer Systems

XVI-49

