



Many of the slides in this lecture are either from or adapted from slides provided by the authors of the textbook "Computer Systems: A Programmer's Perspective," 2nd Edition and are provided from the website of Carnegie-Mellon University, course 15-213, taught by Randy Bryant and David O'Hallaron in Fall 2010. These slides are indicated "Supplied by CMU" in the notes section of the slides.



Supplied by CMU, converted to x86-64.



Branch Outcomes · When encounter conditional branch, cannot determine where to continue fetching - branch taken: transfer control to branch target - branch not-taken: continue with next instruction in sequence · Cannot resolve until outcome determined by branch/integer unit 80489f3: movl \$0x1, %ecx 80489f8: xorq %rdx,%rdx 80489fa: cmpq Branch not-taken %rsi,%rdx 80489fc: jnl 8048a25 %esi,%esi 80489fe: movl 8048a00: imull (%rax, %rdx, 4), %ecx **Branch taken** 8048a25: cmpq %rdi,%rdx 8048a27: jl 8048a20

0xc(%rbp),%eax

%ecx, (%rax)


AVI-4


0xffffffe8(%rbp),%esp


8048a29: movl

8048a2c: leal 8048a2f: movl

CS33 Intro to Continue oyoung








```
Latency of Loads
typedef struct ELE {
  struct ELE *next;
  long data;
} list ele, *list ptr;
                               # len in %rax, ls in %rdi
int list_len(list_ptr ls) {
                               .L11:
                                                     # loop:
  long len = 0;
                                                   # incr len
                                 addq $1, %rax
 while (ls) {
                                 movq (%rdi), %rdi # ls = ls->next
    len++;
                                 testq %rdi, %rdi
                                                    # test ls
    ls = ls - > next;
                                       .L11
                                                    # if != 0
                                 jne
                                                     # go to loop
  return len;

    4 CPE


                               XVI-9
  CS33 Intro to Computer Systems
```

This example is from the textbook (Figure 5.31). Here we can't execute the loads in parallel, since each load is dependent on the result of the previous load. The point is that loads (fetching data from memory) have a latency of 4 cycles.

This is adapted from Figure 5.32 of the textbook. There are no data dependencies and thus the stores can be pipelined.

Store/Load Interaction void write_read(long *src, long *dest, long n) { long cnt = n; long val = 0; while(cnt--) { *dest = val; val = (*src)+1; } }

This code is from the textbook.




This is Figure 5.33 of the textbook. Performance depends upon whether *src* and *dest* are the same location. If they are different locations, they don't interact that loads and stores can be pipelined. If they are the same locations, then they do interact and pipelining is not possible.

Getting High Performance


- · Good compiler and flags
- · Don't do anything stupid
 - watch out for hidden algorithmic inefficiencies
 - write compiler-friendly code
 - » watch out for optimization blockers: procedure calls & memory references
 - look carefully at innermost loops (where most work is done)
- Tune code for machine
 - exploit instruction-level parallelism
 - avoid unpredictable branches
 - make code cache friendly (covered soon)

CS33 Intro to Computer Systems

XVI-13




One way of improving the utilization of the functional units of a processor is hyperthreading. The processor supports multiple instruction streams ("hyper threads"), each with its own instruction control. But all the instruction streams share the one set of functional units.



Going a step further, one can pack multiple complete processors onto one chip. Each processor is known as a core and can execute instructions independently of the other cores (each has its private set of functional units). In addition to each core having its own instruction and data cache, there are caches shared with the other cores on the chip. We discuss this in more detail in a subsequent lecture.

In many of today's processor chips, hyperthreading is combined with multiple cores. Thus, for example, a chip might have four cores each with four hyperthreads. Thus the chip might handle 16 instruction streams.



Most of the slides in this lecture are either from or adapted from slides provided by the authors of the textbook "Computer Systems: A Programmer's Perspective," 2nd Edition and are provided from the website of Carnegie-Mellon University, course 15-213, taught by Randy Bryant and David O'Hallaron in Fall 2010. These slides are indicated "Supplied by CMU" in the notes section of the slides.

Random-Access Memory (RAM)

- Key features
 - RAM is traditionally packaged as a chip
 - basic storage unit is normally a cell (one bit per cell)
 - multiple RAM chips form a memory
- Static RAM (SRAM)
 - each cell stores a bit with a four- or six-transistor circuit
 - retains value indefinitely, as long as it is kept powered
 - relatively insensitive to electrical noise (EMI), radiation, etc.
 - faster and more expensive than DRAM
- Dynamic RAM (DRAM)
 - each cell stores bit with a capacitor; transistor is used for access
 - value must be refreshed every 10-100 ms
 - more sensitive to disturbances (EMI, radiation,...) than SRAM
 - slower and cheaper than SRAM

CS33 Intro to Computer Systems


XVI-17

SRAM vs DRAM Summary


	Trans. per bit	Access time	Needs refresh?	Needs EDC?	Cost	Applications
SRAM	4 or 6	1X	No	Maybe	100x	Cache memories
DRAM	1	10X	Yes	Yes	1X	Main memories, frame buffers


- EDC = error detection and correction
 - · to cope with noise, etc.


CS33 Intro to Computer Systems XVI-18



Note that the chip in the slide contains 16 supercells of 8 bits each. The supercells are organized as a 4x4 array.








The memory controller pulls in eight supercells from eight DRAM modules and transfers them to the processor over the memory bus.

Enhanced DRAMs

- Basic DRAM cell has not changed since its invention in 1966
 - commercialized by Intel in 1970
- DRAMs with better interface logic and faster I/O:
 - synchronous DRAM (SDRAM)
 - » uses a conventional clock signal instead of asynchronous control
 - » allows reuse of the row addresses (e.g., RAS, CAS, CAS, CAS)
 - double data-rate synchronous DRAM (DDR SDRAM)
 - » DDR1
 - · twice as fast
 - » DDR2
 - · four times as fast
 - » DDR3
 - · eight times as fast

CS33 Intro to Computer Systems

XVI-23



This slide is based on figures from *What Every Programmer Should Know About Memory* (http://www.akkadia.org/drepper/cpumemory.pdf), by Ulrich Drepper. It's an excellent article on memory and caching.

It is costly to make DRAM cell arrays run at a faster rate. Thus rather than speed up the operation of the individual modules, they are organized to transfer in parallel. Thus all that needs to be sped up is the bus that carries the data (something that is relatively inexpensive to do).

With SDR (Single Data-Rate DRAM), the DRAM cell array produces data at the same frequency as the memory bus, sending data on the rising edge of the signal.

With DDR1 (double data-rate), data is sent twice as fast by "double-pumping" the bus: sending data on both the rising and falling edges of the signal. To get data out of the cell array at this speed, data from two adjacent supercells are produced at once. These are buffered so that one doubleword at a time can be transmitted over the bus.

With DDR2, the frequency of the memory bus is doubled, and four supercells are produced at once. DDR3 takes this one step further, with eight supercells being produced at once.

Note that the processor fetches and stores 64 bytes of data at a time (for reasons having to do with caching, which we cover later in this lecture).

Summary

- Memory transfer speed increased by a factor of 8
 - no increase in DRAM Cell Array speed
 - 8 times more data transferred at once
 - » 64 adjacent bytes fetched from DRAM

CS33 Intro to Computer Systems

XVI-25

Copyright © 2019 Thomas W. Doeppner. All rights reserved.

Quiz 1

A program is loading randomly selected bytes from memory. These bytes will be delivered to the processor on a DDR3 system at a speed that's n times that of an SDR system, where n is:

- a) 1
- b) 2
- c) 4
- d) 8

CS33 Intro to Computer Systems

XVI-26


Copyright © 2019 Thomas W. Doeppner. All rights reserved.

A Mismatch


- A processor clock cycle is ~0.3 nsecs
 - SunLab machines (Intel Core i5-4690) run at 3.5 GHz
- Basic operations take 1 10 clock cycles
 - .3 3 nsecs
- Accessing memory takes 70-100 nsecs
- · How is this made to work?


CS33 Intro to Computer Systems


XVI-27 Copyright © 2019 Thomas W. Doeppner. All rights reserved.




Sitting between the processor and RAM are one or more caches. (They actually are on the chip along with the processor.) Recently accessed items by the processor reside in the cache, where they are much more quickly accessed than directly from memory. The processor does a certain amount of pre-fetching to get things from RAM before they are needed. This involves a certain amount of guesswork, but works reasonably well, given well behaved programs.











General Caching Concepts: Types of Cache Misses


- Cold (compulsory) miss
 - cold misses occur because the cache is empty
- Conflict miss
 - most caches limit blocks to a small subset (sometimes a singleton) of the block positions in RAM
 - » e.g., block i in RAM must be placed in block (i mod 4) in the cache
 - conflict misses occur when the cache is large enough, but multiple data objects all map to the same cache block
 - » e.g., referencing blocks 0, 8, 0, 8, 0, 8, ... would miss every time
- Capacity miss
 - occurs when the set of active cache blocks (working set) is larger than the cache


CS33 Intro to Computer Systems


XVI-33























Note that the cache holds two rows of the matrix; each cache block holds four doubles.




For each reference to an element of the matrix, its entire row is brought into the cache, even though the rest of the row is not immediately used.





If arrays x and y have the same alignment, i.e., both start in the same cache set, then each access to an element of y replaces the cache line containing the corresponding element of x, and vice versa. The result is that loop is executed very slowly — each access to either array results in a conflict miss.





However, if the two arrays start in different cache sets, then the loop executes quickly — there is a cache miss on just every fourth access to each array.

















The cache still holds two rows of the matrix, but each row may go into one of two different cache lines. In the slide, the first row goes into the first lines of the cache sets, the second row goes into the second lines of the cache sets.



There is still a cache miss on each access.



With a 2-way set-associative cache, our dot-product example runs quickly even if the two arrays have the same alignment.



The L3 cache is known as the last-level cache (LLC) in the Intel documentation.

One concern is whether what's contained in, say, the L1 cache is also contained in the L2 cache. if so, caching is said to be *inclusive*. If what's contained in the L1 cache is definitely not contained in the L2 cache, caching is said to be *exclusive*. An advantage of exclusive caches is that the total cache capacity is the sum of the sizes of each of the levels, whereas for inclusive caches, the total capacity is just that of the largest. An advantage of inclusive caches is that what's been brought into the cache hierarchy by one core is available to the other core.

AMD processors tend to have exclusive caches; Intel processors tend to have inclusive caches.

What About Writes?

- Multiple copies of data exist:
 - L1, L2, main memory, disk
- What to do on a write-hit?
 - write-through (write immediately to memory)
 - write-back (defer write to memory until replacement of line)
 - » need a dirty bit (line different from memory or not)
- · What to do on a write-miss?
 - write-allocate (load into cache, update line in cache)
 - » good if more writes to the location follow
 - no-write-allocate (writes immediately to memory)
- Typical
 - write-through + no-write-allocate
 - write-back + write-allocate

CS33 Intro to Computer Systems

XVI-54

Supplied by CMU.

Most current processors use the write-back/write-allocate approach. This causes some (surmountable) difficulties for multi-core processors that have a separate cache for each core.