
CS 33

Architecture and Optimization (2)

Modern CPU Design



Superscalar Processor

- Definition: A superscalar processor can issue and execute multiple instructions in one cycle
 - instructions are retrieved from a sequential instruction stream and are usually scheduled dynamically
 - » instructions may be executed *out of order*
- Benefit: without programming effort, superscalar processors can take advantage of the instruction-level parallelism that most programs have
- Most CPUs since about 1998 are superscalar
- Intel: since Pentium Pro (1995)

Multiple Operations per Instruction

- addq %rax, %rdx
 - a single operation
- addq %rax, 8(%rdx)
 - three operations
 - » load value from memory
 - » add to it the contents of %rax
 - » store result in memory

Instruction-Level Parallelism

- addq 8(%rax), %raxaddq %rbx, %rdx
 - can be executed simultaneously: completely independent
- addq 8(%rax), %rbxaddq %rbx, %rdx
 - can also be executed simultaneously, but some coordination is required

Out-of-Order Execution

```
(%rbp), %xmm0
movss
          (%rax, %rdx, 4), %xmm0
mulss
          %xmm0, (%rbp)
movss
                                  these can be
          %r8, %r9
addq
                                  executed without
          %rcx, %r12
imulq
                                  waiting for the first
          $1, %rdx
addq
                                  three to finish
```

Speculative Execution

80489f3: movl \$0x1, %ecx

80489f8: xorq %rdx, %rdx

80489fa: cmpq %rsi,%rdx

80489fc: jnl 8048a25

80489fe: movl %esi, %edi

8048a00: imull (%rax, %rdx, 4), %ecx

perhaps execute these instructions

Haswell CPU

Functional Units

- 1) Integer arithmetic, floating-point multiplication, integer and floating-point division, branches
- 2) Integer arithmetic, floating-point addition, integer and floatingpoint multiplication
- 3) Load, address computation
- 4) Load, address computation
- 5) Store
- 6) Integer arithmetic
- 7) Integer arithmetic, branches
- 8) Store, address computation

Haswell CPU

Instruction characteristics

Instruction	Latency	Cycles/Issue	Capacity
Integer Add	1	1	4
Integer Multiply	3	1	1
Integer/Long Divide	3-30	3-30	1
Single/Double FP Add	3	1	1
Single/Double FP Multiply	5	1	2
Single/Double FP Divide	3-15	3-15	1

Haswell CPU Performance Bounds


	Integer		Floating Poin		t
	+	*	+	*	
Latency	1.00	3.00	3.00	5.00	
Throughput	0.50	1.00	1.00	0.50	

x86-64 Compilation of Combine4


Inner loop (case: integer multiply)


Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Combine4	1.27	3.01	3.01	5.01
Latency bound	1.00	3.00	3.00	5.0
Throughput bound	0.50	1.00	1.00	0.50

Inner Loop




Data-Flow Graphs of Inner Loop







Relative Execution Times




Data Flow Over Multiple Iterations




Pipelined Data-Flow Over Multiple Iterations



Pipelined Data-Flow Over Multiple Iterations




Pipelined Data-Flow Over Multiple Iterations



Combine4 = Serial Computation (OP = *)

Computation (length=8)

- Sequential dependence
 - performance: determined by latency of OP



 $1 d_0$

Loop Unrolling

```
void unroll2x(vec ptr t v, data t *dest)
    int length = vec length(v);
    int limit = length-1;
    data_t *d = get vec start(v);
    data t x = IDENT;
    int i;
    /* Combine 2 elements at a time */
    for (i = 0; i < limit; i+=2) {
       x = (x OP d[i]) OP d[i+1];
    /* Finish any remaining elements */
    for (; i < length; i++) {</pre>
       x = x OP d[i];
    *dest = x;
```

Perform 2x more useful work per iteration

Loop Unrolling

```
void unroll2x(vec ptr t v
    int length = vec leng
                                a) yes
    int limit = length-1;
                                b) no
    data t *d = get vec s
    data t x = IDENT;
    int i;
    /* Combine 2 elements at a time */
    for (i = 0; i < limit; i+=2) {
       x = (x OP d[i]) OP d[i+1];
    /* Finish any remaining elements */
    for (; i < length; i++) {</pre>
       x = x OP d[i];
    *dest = x;
```

Quiz 1

Does it speed things up by allowing more parallelism?

Perform 2x more useful work per iteration

Effect of Loop Unrolling

Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Combine4	1.27	3.01	3.01	5.01
Unroll 2x	1.01	3.01	3.01	5.01
Latency bound	1.0	3.0	3.0	5.0
Throughput bound	0.5	1.0	1.0	0.5

- Helps integer add
 - reduces loop overhead
- Others don't improve. Why?
 - still sequential dependency

$$x = (x OP d[i]) OP d[i+1];$$

Loop Unrolling with Reassociation

```
void unroll2xra(vec ptr t v, data t *dest)
{
    int length = vec length(v);
    int limit = length-1;
    data t *d = get vec start(v);
    data t x = IDENT;
    int i:
    /* Combine 2 elements at a time */
    for (i = 0; i < limit; i+=2) {
       x = x OP (d[i] OP d[i+1]);
    /* Finish any remaining elements */
    for (; i < length; i++) {</pre>
       x = x OP d[i];
                                   Compare to before
                                   x = (x OP d[i]) OP d[i+1];
    *dest = x;
```

- Can this change the result of the computation?
- Yes, for FP. Why?

Effect of Reassociation

Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Combine4	1.27	3.01	3.01	5.01
Unroll 2x	1.01	3.01	3.01	5.01
Unroll 2x, reassociate	1.01	1.51	1.51	2.51
Latency bound	1.0	3.0	3.0	5.0
Throughput bound	.5	1.0	1.0	.5


- Nearly 2x speedup for int *, FP +, FP *
 - reason: breaks sequential dependency

$$x = x OP (d[i] OP d[i+1]);$$

– why is that? (next slide)

Reassociated Computation

$$x = x OP (d[i] OP d[i+1]);$$



What changed:

 ops in the next iteration can be started early (no dependency)

Overall Performance

- N elements, D cycles latency/op
- should be (N/2+1)*D cycles:
 CPE = D/2
- measured CPE slightly worse for integer addition

Loop Unrolling with Separate Accumulators

```
void unroll2xp2x(vec ptr t v, data t *dest)
    int length = vec length(v);
    int limit = length-1;
    data t *d = get vec start(v);
    data t x0 = IDENT;
    data t x1 = IDENT;
    int i;
    /* Combine 2 elements at a time */
    for (i = 0; i < limit; i+=2) {</pre>
       x0 = x0 \text{ OP d[i]};
      x1 = x1 OP d[i+1];
    /* Finish any remaining elements */
    for (; i < length; i++) {</pre>
        x0 = x0 \text{ OP d[i]};
    *dest = x0 OP x1;
```

Different form of reassociation

Effect of Separate Accumulators

Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Combine4	1.27	3.01	3.01	5.01
Unroll 2x	1.01	3.01	3.01	5.01
Unroll 2x, reassociate	1.01	1.51	1.51	2.01
Unroll 2x parallel 2x	.81	1.51	1.51	2.51
Latency bound	1.0	3.0	3.0	5.0
Throughput bound	.5	1.0	1.0	.5


- 2x speedup (over unroll 2x) for int *, FP +, FP *
 - breaks sequential dependency in a "cleaner," more obvious way

```
x0 = x0 OP d[i];
x1 = x1 OP d[i+1];
```

Separate Accumulators

$$x0 = x0 \text{ OP d[i]};$$

 $x1 = x1 \text{ OP d[i+1]};$



What changed:

two independent "streams" of operations

Overall Performance

- N elements, D cycles latency/op
- should be (N/2+1)*D cycles:CPE = D/2
- Integer addition improved, but not yet at predicted value

What Now?


Quiz 2

With 3 accumulators there will be 3 independent streams of instructions; with 4 accumulators 4 independent streams of instructions, etc.

Thus with n accumulators we can have a speedup of O(n), as long as n is no greater than the number of available registers.

- a) true
- b) false

Performance



- K-way loop unrolling with K accumulators
 - limited by number and throughput of functional units

Achievable Performance

Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Achievable scalar	.54	1.01	1.01	.520
Latency bound	1.00	3.00	3.00	5.00
Throughput bound	.5	1.00	1.00	.5

Using Vector Instructions

Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Achievable Scalar	.54	1.01	1.01	.520
Latency bound	1.00	3.00	3.00	5.00
Throughput bound	.5	1.00	1.00	.5
Achievable Vector	.05	.24	.25	.16
Vector throughput bound	.06	.12	.25	.12

Make use of SSE Instructions

parallel operations on multiple data elements

What About Branches?


Challenge

 instruction control unit must work well ahead of execution unit to generate enough operations to keep EU busy

```
80489f3: movl $0x1,%ecx
80489f8: xorq %rdx,%rdx
80489fa: cmpq %rsi,%rdx
80489fc: jnl 8048a25 ←
80489fe: movl %esi,%edi
8048a00: imull (%rax,%rdx,4),%ecx
```

when it encounters conditional branch, cannot reliably determine where to continue fetching

Modern CPU Design



Branch Outcomes

- When encounter conditional branch, cannot determine where to continue fetching
 - branch taken: transfer control to branch target
 - branch not-taken: continue with next instruction in sequence
- Cannot resolve until outcome determined by branch/integer unit

```
80489f3: movl
                                                                                                                                    $0x1,%ecx
                  80489f8: xorq %rdx, %rdx
                                                                                                                                                                                                                          Branch not-taken
                 80489fa: cmpq %rsi,%rdx
                 80489fc: jnl 8048a25
                 80489fe: movl %esi,%esi
                  8048a00: imull
                                                                                                                                       (%rax, %rdx, 4), %ecx
                                                                                                                                                                                                                                                                                                                       Branch taken
                                                                            8048a25: cmpq
                                                                                                                                                                                                %rdi,%rdx
                                                                            8048a27: jl
                                                                                                                                                                                               8048a20
                                                                            8048a29: mov1
                                                                                                                                                                                                0xc(%rbp),%eax
                                                                                                                                                                                                0xffffffe8(%rbp),%esp
                                                                            8048a2c: leal
                                                                            8048a2f: mov1
                                                                                                                                                                                                %ecx, (%rax)
CS33 Intro to Continuo Continu
```

Branch Prediction

- Idea
 - guess which way branch will go
 - begin executing instructions at predicted position
 - » but don't actually modify register or memory data

```
80489f3:
         movl
                $0x1, %ecx
80489f8:
         xorq %edx,%edx
         cmpq %rsi,%rdx
80489fa:
                              Predict taken
80489fc: jnl 8048a25
                            %rdi,%rdx
            8048a25:
                      cmpq
                                                     Begin
                            8048a20
            8048a27:
                      jl
                                                     execution
            8048a29: movl
                            0xc(%rbp),%eax
            8048a2c: leal
                            0xffffffe8(%rbp),%esp
            8048a2f: movl
                            %ecx, (%rax)
```

Branch Prediction Through Loop

```
Assume
  80488b1:
              movl
                      (%rcx, %rdx, 4), %eax
  80488b4:
              addl
                      %eax, (%rdi)
                                                vector length = 100
  80488b6:
              incl
                      %edx
                                   i = 98
  80488b7:
              cmpl
                      %esi,%edx
  80488b9:
              il
                      80488b1
                                                Predict taken (OK)
  80488b1:
              movl
                      (%rcx, %rdx, 4), %eax
  80488b4:
              addl
                      %eax, (%rdi)
  80488b6:
              incl
                      %edx
                                   i = 99
  80488b7:
             cmpl
                      %esi,%edx
                                                Predict taken
  80488b9:
              il
                      80488b1
                                                (oops)
  80488b1:
              mov1
                      (%rcx, %rdx, 4), %eax
  80488b4:
              addl
                      %eax, (%rdi)
                                                                Executed
                                                Read
  80488b6:
              incl
                      %edx
                                                invalid
  80488b7:
              cmpl
                      %esi,%edx
                                   i = 100
  80488b9:
              jl
                      80488b1
                                                location
              movl
  80488b1:
                      (%rcx, %rdx, 4), %eax
                                                                 Fetched
  80488b4:
              addl
                      %eax, (%rdi)
  80488b6:
              incl
                      %edx
  80488b7:
              cmpl
                      %esi,%edx
                                   i = 101
  80488b9:
              jl
                      80488b1
<del>Cooo mino lo compuler oystems</del>
                                   AVI-3/
```

Branch Misprediction Invalidation

```
Assume
80488b1:
            movl
                    (%rcx, %rdx, 4), %eax
                                             vector length = 100
80488b4:
            addl
                    %eax, (%rdi)
80488b6:
            incl
                    %edx
                                 i = 98
                    %esi,%edx
80488b7:
           cmpl
                    80488b1
80488b9:
            jl
                                             Predict taken (OK)
80488b1:
            movl
                    (%rcx, %rdx, 4), %eax
80488b4:
                    %eax,(%rdi)
            addl
80488b6:
            incl
                    %edx
                                 i = 99
80488b7:
                    %esi,%edx
            cmpl
80488b9:
                    80488b1
            il
                                             Predict taken (oops)
80488b1:
            mov1
                    (%rcx, %rdx, 4), %eax
80488b4
                    %cax, (%rdi)
                    %edx
            incl
90/9957
                                                 Invalidate
```

Branch Misprediction Recovery

```
80488b1:
          movl
                 (%rcx, %rdx, 4), %eax
80488b4:
          addl
                 %eax, (%rdi)
80488b6:
          incl
                 %edx
                                i = 99
80488b7: cmpl
                %esi,%edx
80488b9:
          il
                80488b1
                                             Definitely not taken
80488bb:
          leal
                 0xfffffe8(%rbp),%esp
                 %ebx
80488be:
         popl
80488bf:
        popl
                 %esi
                 %edi
80488c0:
          popl
```

Performance Cost

- multiple clock cycles on modern processor
- can be a major performance limiter

Conditional Moves

```
void minmax1(long *a, long *b,
    long n) {
    long i;
    for (i=0; i<n; i++) {
        if (a[i] > b[i]) {
            long t = a[i];
            a[i] = b[i];
            b[i] = t;
        }
    }
}
```

- Compiled code uses conditional branch
 - 13.5 CPE for random data
 - 2.5 3.5 CPE for predictable data

- Compiled code uses conditional move instruction
 - 4.0 CPE regardless of data's pattern

Latency of Loads

```
typedef struct ELE {
  struct ELE *next;
  long data;
} list ele, *list ptr;
int list len(list_ptr ls) {
  long len = 0;
 while (ls) {
    len++;
    ls = ls - > next;
  return len;
```

4 CPE

Clearing an Array ...

```
#define ITERS 100000000

void clear_array() {
   long dest[100];
   int iter;
   for (iter=0; iter<ITERS; iter++) {
     long i;
     for (i=0; i<100; i++)
        dest[i] = 0;
   }
}</pre>
```

1 CPE

Store/Load Interaction


```
void write_read(long *src, long *dest, long n) {
  long cnt = n;
  long val = 0;

while(cnt--) {
    *dest = val;
    val = (*src)+1;
  }
}
```


Store/Load Interaction

long $a[] = \{-10, 17\};$


Example A: write read(&a[0],&a[1],3)




Example B: write_read(&a[0],&a[0],3)




Some Details of Load and Store




Inner-Loop Data Flow of Write_Read



Inner-Loop Data Flow of Write_Read




Data Flow





Getting High Performance

- Good compiler and flags
- Don't do anything stupid
 - watch out for hidden algorithmic inefficiencies
 - write compiler-friendly code
 - » watch out for optimization blockers: procedure calls & memory references
 - look carefully at innermost loops (where most work is done)
- Tune code for machine
 - exploit instruction-level parallelism
 - avoid unpredictable branches
 - make code cache friendly (covered soon)

Hyper Threading









Multiple Cores

Chip





Other Stuff

More Cache

Other Stuff