PROJECT REPORT

REAL-TIME CLOCK (RTC) USING VERILOG HDL

Submitted by: SHEFIN MUHAMMED M S

Under the Guidance of: MR.MONISH & MS.VIMALA

SION SEMICONDUCTOR October 2025

Contents

1	Aim	2
2	Objectives	2
3	Tools Used	2
4	Methodology	2
5	Verilog Code and TestBench	3
	5.1 Verilog Code	3
	5.2 Testbench code	5
6	Results	7
	6.1 Simulated Result	7
	6.2 Waveform	8
	6.3 Elaborated Design	8
7	Conclusion	8

1. Aim

The aim of this project is to design and implement a **Real-Time Clock (RTC)** using Verilog HDL that can display the current time in hours, minutes, and seconds in Seven Segmented Display in format with proper rollover logic in a 24-hour format.

2. Objectives

- To design an RTC circuit using Verilog HDL.
- To implement counters for seconds, minutes, and hours.
- To provide automatic rollover after 23:59:59 hour.
- To display using Seven Segmented Display
- To verify the design functionality using ModelSim simulation.
- To synthesize and implement the design using Xilinx Vivado.

3. Tools Used

• Software Tools:

- ModelSim for simulation and waveform verification.
- Xilinx Vivado for synthesis and RTL implementation.

4. Methodology

- 1. The RTC is designed using Verilog HDL with three counters for hours, minutes, and seconds.
- 2. Each counter increments based on the clock signal and rolls over when it reaches its limit 60 for seconds and 60 for minutes, 24 for hours.
- 3. Display using Seven Segmented Display
- 4. The design includes control logic for resetting and updating the clock.
- 5. Simulation is performed in ModelSim to verify correct time incrementation and rollover behavior.

6. The synthesized design is analyzed in Xilinx Vivado using RTL and Technology Schematic views.

5. Verilog Code and TestBench

5.1. Verilog Code

```
module RTC_counter #(parameter N = 9)(input clk,rst,clear,en,
     output reg [3:0] count, output next);
    always@(posedge clk)begin
3
       if(rst|clear)
         count <=0;
      else if(en)begin
         if (N == count)
           count <=0;
      else
           count <= count +1;</pre>
10
       end
11
12
    assign next=(N==count)&&en;
13
  endmodule
14
15
  module RTC(input clk,rst,output [3:0] hrm,hrl,minm,minl,secm,secl
      ,output [6:0] sec_l, sec_m, min_m, min_l, hr_m, hr_l);
17
  wire next_secl,next_secm,next_minl,next_minm,next_hrl,next_hrm,
     reset_clk;
    wire clear_rst=(hrm==2&&hrl==3 && minm==5&&minl==9 && secm==5
19
       && sec1 ==9); //CHECKING THE CONDITION FOR RESET THE CLK
20
    //seconds
21
    RTC_counter #(9) sec_lsb (.clk(clk),.rst(rst),.clear(clear_rst)
22
        ,.en(1'b1),.count(secl),.next(next_secl));
    RTC_counter #(5) sec_msb (.clk(clk),.rst(rst),.clear(clear_rst)
24
        ,.en(next_secl),.count(secm),.next(next_secm));
25
    //min
26
```

```
RTC_counter #(9) min_lsb (.clk(clk),.rst(rst),.clear(clear_rst)
27
        ,.en(next_secm),.count(minl),.next(next_minl));
    RTC_counter #(5) min_msb (.clk(clk),.rst(rst),.clear(clear_rst)
29
        ,.en(next_minl),.count(minm),.next(next_minm));
30
    //hours
31
32
    RTC_counter #(9) hr_lsb (.clk(clk),.rst(rst),.clear(clear_rst)
33
        ,.en(next_minm),.count(hrl),.next(next_hrl));
34
    RTC_counter #(2) hr_msb (.clk(clk),.rst(rst),.clear(clear_rst)
35
        ,.en(next_hrl),.count(hrm),.next(next_hrm));
36
    //MODULE INSTANTIATION FOR DISPLAYING THE OUTPUT USING 7
37
       SEGMENTED DISPLAY
    seven_segmented_dis s1(.bcd(secl),.sev_dis(sec_l));
38
    seven_segmented_dis sm(.bcd(secm),.sev_dis(sec_m));
    seven_segmented_dis mm(.bcd(minm),.sev_dis(min_m));
40
    seven_segmented_dis ml(.bcd(minl),.sev_dis(min_l));
41
    seven_segmented_dis hm(.bcd(hrm),.sev_dis(hr_m));
42
    seven_segmented_dis hl(.bcd(hrl),.sev_dis(hr_l));
43
44
45
  endmodule
46
47
48
  //CODE FOR SEVEN SEGMENTED DISPLAY
  module seven_segmented_dis(input [3:0]bcd,output reg [6:0]sev_dis
50
     );
    always@(*)begin
51
      case(bcd)
               4'd0: sev_dis = 7'b11111110;
53
               4'd1: sev_dis = 7'b0110000;
54
               4'd2: sev_dis = 7'b1101101;
55
               4'd3: sev_dis = 7'b1111001;
56
               4'd4: sev_dis = 7'b0110011;
57
               4'd5: sev_dis = 7'b1011011;
58
               4'd6: sev_dis = 7'b1011111;
59
```

```
4'd7: sev_dis = 7'b1110000;
4'd8: sev_dis = 7'b1111111;
4'd9: sev_dis = 7'b1111011;
default: sev_dis = 7'b00000000;
endcase

65
end
endmodule
```

5.2. Testbench code

```
//TESTBENCH CODE FOR RTC
  module RTC_counter_tb;
    reg clk,rst;
    wire [3:0] hrm,hrl,minm,minl,secm,secl;
    wire[6:0] sec_l, sec_m, min_m, min_l, hr_m, hr_l;
    RTC dut(.clk(clk),.rst(rst),.hrm(hrm),
7
       .hrl(hrl),
       .minm(minm),
       .minl(minl),
10
       .secm(secm),
11
       .secl(secl),
12
        .sec_l(sec_l),
       .sec_m(sec_m),
14
       .min_m(min_m),
15
       .min_l(min_l),
       .hr_m(hr_m),
17
       .hr_1(hr_1)
18
            );
19
20
     initial clk=0;
21
    always#5 clk= ~clk;
22
23
     initial begin
24
       rst=1;#10
25
       rst=0;
^{26}
       #2000000;
28
```

```
29
      //rst=1;#10;
30
      //rst=0;
31
      //#100000;
32
33
      $stop;
34
    end
35
      // Monitor outputs
36
    initial begin
37
      $display("Time|HRMHRL | MINMMINL | SECMSECL---seven
         segmented display out");
      $monitor("%0t | %0d%0d
                            39
        out = %b | %b | %b | %b | %b | %b",$time, hrm, hrl, minm,
        minl, secm, secl,hr_m,hr_l,min_m,min_l,sec_m,sec_l);
    end
40
41
  endmodule
```

6. Results

The Verilog-based RTC successfully counts time in hours, minutes, and seconds format. Simulation results confirm accurate rollover and timekeeping.

6.1. Simulated Result




Figure 1: Simulated Result




Figure 2: Roll Over after 23:59:59

6.2. Waveform




Figure 3: Waveform

6.3. Elaborated Design




Figure 4: Elaborated Design using Vivado

7. Conclusion

The project demonstrates the design and verification of a Real-Time Clock using Verilog HDL. The system efficiently counts and displays real-time values, proving useful for various timing-based digital systems.