

# SystemVerilog Assignment

Name: Shefin Muhammed MS

## Systemverilog Lab2 : Procedural Statements & Routines

---

### 1. Procedural Statements & Routines

#### 1.1. New procedural statements and operators

Code:

```
1 module example_loop;
2   initial
3   begin : example
4     integer array[10], sum, j;
5
6     // Fill array with values 0 to 9
7     for (int i = 0; i < 10; i++)
8       array[i] = i;
9
10    // Start summing from last element
11    sum = array[9];
12    j = 8;
13
14    // do...while loop to accumulate remaining elements
15    do begin
16      sum += array[j];
17    end while (j--);
18
19    // Display final result
20    $display("Sum = %4d", sum);
21  end : example
22 endmodule
```

Output:

# KERNEL: Sum = 45

---

## 1.2. break and Continue (simple example)

### Code:

```
1 module sample;  
2     int i;  
3     initial begin  
4         for (i = 0; i < 10; i++) begin  
5             if (i == 5) break;  
6             if (i % 2 == 0) continue;  
7             $display("Odd number = %0d", i);  
8         end  
9     end  
10 endmodule
```

### Output:

```
# KERNEL: Odd number = 1  
# KERNEL: Odd number = 3
```

---

## 2. Tasks, Functions, and Void Functions

### 2.1. Functions

#### 2.1.1 Example 1: addition of two number

Code:

```
1 module function_example;
2
3     // Function definition
4     function int add_numbers(int a, int b);
5         add_numbers = a + b; // Function returns sum of a and b
6     endfunction
7
8     initial begin
9         int result;
10        result = add_numbers(5, 3); // Function call
11        $display("Sum = %0d", result); // Output: Sum = 8
12    end
13
14 endmodule
```

Output:

# KERNEL: Sum = 8

#### 2.1.2 Example 2: finding largest of a number using function

```
1     module max;//finding largest of a number using function
2
3     function int max(int x ,int y);
4         if(x<y)
5             max=y;
6         else
7             max=x;
8     endfunction
9
10    initial begin
11        int a=10;
12        int b=20;
13        int out;
14
15        out=max(a,b);
16        $display("The maximum value is = %0d", out);
17    end
```

Output:

# KERNEL: The maximum value is = 20

**Code:**

```
1 module function_example;
2
3     // Function definition
4     function int add_numbers(int a, int b);
5         add_numbers = a + b; // Function returns sum of a and b
6     endfunction
7
8     initial begin
9         int result;
10        result = add_numbers(5, 3); // Function call
11        $display("Sum = %0d", result); // Output: Sum = 8
12    end
13
14 endmodule
```

**Output:**

# KERNEL: Sum = 8

**2.2. Tasks****2.2.1 Example 1 :static task**

```
1 module tb;
2
3     initial display();
4     initial display();
5     initial display();
6     initial display();
7
8     // This is a static task
9     task display();
10        integer i = 0;
11        i = i + 1;
12        $display("i=%0d", i);
13    endtask
14 endmodule
```

**Output:**

# KERNEL: i=1  
# KERNEL: i=2  
# KERNEL: i=3  
# KERNEL: i=4

**2.2.2 Example 2:automatic**

```
1 module tb;
2
3     initial display();
4     initial display();
5     initial display();
6     initial display();
7
```

```
8 // Note that the task is now automatic
9 task automatic display();
10     integer i = 0;
11     i = i + 1;
12     $display("i=%0d", i);
13 endtask
14 endmodule
```

**Output:**

```
i=1
i=1
i=1
i=1
```

**2.3. Void Function****Example:**

```
1 module void_function_example;
2
3 // Function definition
4 function void say_hello(string name);
5     $display("Hello, %s! Welcome to SystemVerilog!", name);
6 endfunction
7
8 initial begin
9     say_hello("ABCD"); // Function call
10    say_hello("EFGH");
11 end
12
13 endmodule
```

**output:**

```
# KERNEL: Hello, ABCD! Welcome to SystemVerilog!
# KERNEL: Hello, EFGH! Welcome to SystemVerilog!
```