

# SystemVerilog Assignment

Name: Shefin Muhammed MS

## Systemverilog Lab3 : Interfaces & Basic assertions

---

### 1. Interfaces & Basic assertions

#### 1.1. and if

Code:

```

1 // Interface Definition
2
3
4 interface and2_if;
5   logic a;
6   logic b;
7   logic y;
8
9   // Modports for direction control
10  modport dut (input a, b, output y);
11  modport tb  (output a, b, input y);
12 endinterface
13
14 // DUT Module
15
16 module and2 (and2_if.dut intf);
17   assign intf.y = intf.a & intf.b;
18 endmodule
19
20
21 // Testbench (Stimulus Generator)
22
23 module tb (and2_if.tb intf);
24   initial begin
25     $display("Time | a | b | y");
26     $monitor("%4t | %b | %b | %b", $time, intf.a, intf.b, intf.y);
27     #1 intf.a = 0; intf.b = 0;
28     #1 intf.a = 0; intf.b = 1;
29     #1 intf.a = 1; intf.b = 0;
30     #1 intf.a = 1; intf.b = 1;
31     #1 $finish;
32   end
33 endmodule
34
35
36 // Top-level Module
37
38 module tb_top;
39   and2_if dut_if();           // Create interface instance
40   and2    dut_inst(dut_if); // Connect DUT
41   tb      tb_inst(dut_if); // Connect Testbench
42 endmodule

```

**Output:**

```
# KERNEL: Time | a | b | y
# KERNEL:    0 | x | x | x
# KERNEL:    1 | 0 | 0 | 0
# KERNEL:    2 | 0 | 1 | 0
# KERNEL:    3 | 1 | 0 | 0
# KERNEL:    4 | 1 | 1 | 1
```

---

## 1.2. diff if

Code:

```

1 // Code your design here
2 interface dff_if (input clk);
3   logic d;
4   logic q;
5
6   clocking cb @ (posedge clk);
7     default input #1ns output #1ns;
8     input q;
9     output d;
10  endclocking : cb
11
12 modport dut (input d, input clk, output q);
13 modport tb (clocking cb, input q, output d, input clk);
14 endinterface : dff_if
15
16 moduledff (dff_if.dut intf);
17   always @ (posedge intf.clk) begin
18     intf.q <= intf.d;
19   end
20 endmodule
21
22 module top;
23   bit clk = 0;
24
25 initial
26   forever #2 clk = ~clk;
27
28 dff_if dut_if(clk);
29 dff      dut (dut_if);
30 tb       tb_inst (dut_if);
31
32 endmodule
33
34 program tb(dff_if.tb intf);
35
36   initial begin
37     fork
38       drv();
39       mon();
40     join
41   end
42
43   taskdrv;
44     repeat(10) begin
45       @(intf.cb);
46       intf.d <= $random();
47       $display("drv: d = %b", intf.d);
48     end
49   endtask
50
51   taskmon;
52     repeat(10) begin
53       @(intf.cb);
54       $display("mon: q = %b", intf.q);
55     end

```

```
56  endtask  
57  
58 endprogram
```

**Output:**

```
# KERNEL: drv: d = x  
# KERNEL: mon: q = x  
# KERNEL: drv: d = 0  
# KERNEL: mon: q = 0  
# KERNEL: drv: d = 1  
# KERNEL: mon: q = 1  
# KERNEL: drv: d = 1  
# KERNEL: mon: q = 1  
# KERNEL: drv: d = 1  
# KERNEL: mon: q = 1  
# KERNEL: drv: d = 1  
# KERNEL: mon: q = 1  
# KERNEL: drv: d = 1  
# KERNEL: mon: q = 1  
# KERNEL: drv: d = 1  
# KERNEL: mon: q = 1  
# KERNEL: drv: d = 0  
# KERNEL: mon: q = 0  
# KERNEL: drv: d = 1  
# KERNEL: mon: q = 1
```

---