

# **PROJECT REPORT**

## **TRAFFIC LIGHT CONTROLLER USING VERILOG HDL**

**Submitted by:**

**SHEFIN MUHAMMED M S**

**Under the Guidance of:**

**MR.MONISH & MS.VIMALA**

**SION SEMICONDUCTOR**

**October 2025**

---

# Contents

<b>1</b>	<b>Aim</b>	<b>2</b>
<b>2</b>	<b>Objectives</b>	<b>2</b>
<b>3</b>	<b>Tools Used</b>	<b>2</b>
<b>4</b>	<b>Verilog Code and TestBench</b>	<b>3</b>
4.1	Verilog Code . . . . .	3
4.2	Testbench code . . . . .	5
<b>5</b>	<b>Results</b>	<b>7</b>
5.1	Simulated Result . . . . .	7
5.2	Waveform . . . . .	8
5.3	Elaborated Design . . . . .	8
<b>6</b>	<b>Conclusion</b>	<b>8</b>

---

## 1. Aim

To design and implement a Traffic Light Controller using Verilog HDL that simulates the operation of a real-world traffic signal system at a four-way intersection by sequencing red, yellow, and green lights based on time delays and state transitions.

## 2. Objectives

The main objective of this project is to design and implement a Traffic Light Controller using Verilog HDL that simulates the operation of a real-world traffic signal system. The system controls the sequencing of red, yellow, and green lights at a four-way intersection based on predefined time delays and state transitions, ensuring smooth and efficient traffic flow management.

## 3. Tools Used

- **Software Tools:**
  - ModelSim – for simulation and waveform verification.
  - Xilinx Vivado – for synthesis and RTL implementation.

## Methodology

- Study the basic working principles of a traffic light control system and identify its main components such as controller, sensors, and signal lights.
- Design the traffic light control logic using a Finite State Machine (FSM) with defined states for Red, Yellow, and Green lights.
- Develop the Verilog HDL code to implement the FSM for controlling light transitions based on timing sequences.
- Simulate the Verilog design using software tools like ModelSim or Vivado to verify timing, state transitions, and functional correctness.
- Test the implemented design and verify its operation to ensure proper sequencing and timing behavior.

---

## 4. Verilog Code and TestBench

### 4.1. Verilog Code

```
1
2 module TLC(input clk,rst,output reg [2:0]NS,EW);
3 //FSM STATE
4 parameter s0=3'b000;
5 parameter s1=3'b001;
6 parameter s2=3'b010;
7 parameter s3=3'b011;
8 parameter s4=3'b100;
9 parameter s5=3'b101;
10
11 reg[3:0]state,next_state;
12 reg [3:0]count;
13 //COUNTER
14 always@(posedge clk)begin
15 if(rst)
16 count<=4'b0000;
17 else if (state==next_state) begin
18 case(state)
19 s0,s3:if(count<14) count<=count+1;
20 s1,s2,s4,s5: if(count<2) count<=count+1;
21 default: count <= 4'b0000;
22 endcase
23 end
24 else begin
25 count<=4'b0000;
26 end
27 end
28
29 always@(posedge clk)begin
30 if(rst)begin
31 state<=s0;
32 end
33 else
34 state<=next_state;
35 end
```

```

36 //STATE ADN DELAY
37 always@(*)begin
38 next_state=state;
39 case(state)
40     s0:if (count==14) next_state=s1;
41     //else next_state=s0;
42     s1:if (count==2) next_state=s2;
43     //else next_state=s1;
44     s2:if (count==2) next_state=s3;
45     //else next_state=s2;
46     s3:if (count==14) next_state=s4;
47     //else next_state=s3;
48     s4:if (count==2) next_state=s5;
49     //else next_state=s4;
50     s5:if (count==2) next_state=s0;
51     //else next_state=s5;
52     default next_state=s0;
53 endcase
54 end
55 //FOR OUTPUT
56 //GREEN=100, //YELLOW=010, RED=001
57 always@(*)begin
58     case(state)
59     s0:begin
60         NS=3'b100; //GREEN=100
61         EW=3'b001; //RED=001
62     end
63
64     s1:begin
65         NS=3'b010; //YELLOW=010
66         EW=3'b001; //RED=001
67     end
68
69     s2:begin
70         NS=3'b001; //RED=001
71         EW=3'b001; //RED=001
72     end
73
74     s3:begin

```

```

75     NS=3'b001;//RED=001
76     EW=3'b100;//GREEN=100
77     end
78
79     s4:begin
80     NS=3'b001;//GREEN=100
81     EW=3'b010;//YELLOW=010
82     end
83
84     s5:begin
85     NS=3'b001;//RED=001
86     EW=3'b001;//RED=001
87     end
88
89     default:begin
90     NS=3'b001;//RED=001
91     EW=3'b001;//RED=001
92
93     end
94     endcase
95 end
96 endmodule

```

## 4.2. Testbench code

```

1  //TESTBENCH CODE FOR TRAFFIC LIGHT
2  module TLC_new_tb;
3  reg clk,rst;
4  wire [2:0]NS,EW;
5
6  TLC dut(.clk(clk),.rst(rst),.NS(NS),.EW(EW));
7
8  initial begin
9      clk=0;#1;
10     forever #5 clk = ~clk;
11 end
12
13 initial begin

```

---

```
14 #1;$monitor("TIME=%t |state=%b|count=%b |  NS=%b || EW =%b",$time
    ,dut.state,dut.count,NS,EW);
15     rst=1;
16
17 #20 rst=0;
18
19 #500;
20
21 $finish;
22 $display("Simulation finished at time %0t", $time);
23 end
24 endmodule
```

## 5. Results

The Traffic Light Controller was successfully designed and implemented using Verilog HDL. The simulation results verified the correct operation of the finite state machine, ensuring proper sequencing of Red, Yellow, and Green lights according to the specified time delays and properly verified the output using the waveform.

### 5.1. Simulated Result

```
VSIM 3> run -all
# TIME=      1 |state=XXXX|count=XXXX | NS=xxx || EW =xxx
# TIME=      6 |state=0000|count=0000 | NS=100 || EW =001
# TIME=     26 |state=0000|count=0001 | NS=100 || EW =001
# TIME=     36 |state=0000|count=0010 | NS=100 || EW =001
# TIME=     46 |state=0000|count=0011 | NS=100 || EW =001
# TIME=     56 |state=0000|count=0100 | NS=100 || EW =001
# TIME=     66 |state=0000|count=0101 | NS=100 || EW =001
# TIME=     76 |state=0000|count=0110 | NS=100 || EW =001
# TIME=     86 |state=0000|count=0111 | NS=100 || EW =001
# TIME=     96 |state=0000|count=1000 | NS=100 || EW =001
# TIME=    106 |state=0000|count=1001 | NS=100 || EW =001
# TIME=    116 |state=0000|count=1010 | NS=100 || EW =001
# TIME=    126 |state=0000|count=1011 | NS=100 || EW =001
# TIME=    136 |state=0000|count=1100 | NS=100 || EW =001
# TIME=    146 |state=0000|count=1101 | NS=100 || EW =001
# TIME=    156 |state=0000|count=1110 | NS=100 || EW =001
# TIME=    166 |state=0001|count=0000 | NS=010 || EW =001
# TIME=    176 |state=0001|count=0001 | NS=010 || EW =001
# TIME=    186 |state=0001|count=0010 | NS=010 || EW =001
# TIME=    196 |state=0010|count=0000 | NS=001 || EW =001
# TIME=    206 |state=0010|count=0001 | NS=001 || EW =001
# TIME=    216 |state=0010|count=0010 | NS=001 || EW =001
# TIME=    226 |state=0011|count=0000 | NS=001 || EW =100
# TIME=    236 |state=0011|count=0001 | NS=001 || EW =100
# TIME=    246 |state=0011|count=0010 | NS=001 || EW =100
# TIME=    256 |state=0011|count=0011 | NS=001 || EW =100
# TIME=    266 |state=0011|count=0100 | NS=001 || EW =100
# TIME=    276 |state=0011|count=0101 | NS=001 || EW =100
# TIME=    286 |state=0011|count=0110 | NS=001 || EW =100
# TIME=    296 |state=0011|count=0111 | NS=001 || EW =100
# TIME=    306 |state=0011|count=1000 | NS=001 || EW =100
# TIME=    316 |state=0011|count=1001 | NS=001 || EW =100
# TIME=    326 |state=0011|count=1010 | NS=001 || EW =100
# TIME=    336 |state=0011|count=1011 | NS=001 || EW =100
# TIME=    346 |state=0011|count=1100 | NS=001 || EW =100
# TIME=    356 |state=0011|count=1101 | NS=001 || EW =100
# TIME=    366 |state=0011|count=1110 | NS=001 || EW =100
```

Figure 1: Simulation Result of Traffic Light Controller

```
# TIME=    296 |state=0011|count=0111 | NS=001 || EW =100
# TIME=    306 |state=0011|count=1000 | NS=001 || EW =100
# TIME=    316 |state=0011|count=1001 | NS=001 || EW =100
# TIME=    326 |state=0011|count=1010 | NS=001 || EW =100
# TIME=    336 |state=0011|count=1011 | NS=001 || EW =100
# TIME=    346 |state=0011|count=1100 | NS=001 || EW =100
# TIME=    356 |state=0011|count=1101 | NS=001 || EW =100
# TIME=    366 |state=0011|count=1110 | NS=001 || EW =100
# TIME=    376 |state=0100|count=0000 | NS=001 || EW =010
# TIME=    386 |state=0100|count=0001 | NS=001 || EW =010
# TIME=    396 |state=0100|count=0010 | NS=001 || EW =010
# TIME=    406 |state=0101|count=0000 | NS=001 || EW =001
# TIME=    416 |state=0101|count=0001 | NS=001 || EW =001
# TIME=    426 |state=0101|count=0010 | NS=001 || EW =001
# TIME=    436 |state=0000|count=0000 | NS=100 || EW =001
# TIME=    446 |state=0000|count=0001 | NS=100 || EW =001
# TIME=    456 |state=0000|count=0010 | NS=100 || EW =001
# TIME=    466 |state=0000|count=0011 | NS=100 || EW =001
# TIME=    476 |state=0000|count=0100 | NS=100 || EW =001
# TIME=    486 |state=0000|count=0101 | NS=100 || EW =001
# TIME=    496 |state=0000|count=0110 | NS=100 || EW =001
# TIME=    506 |state=0000|count=0111 | NS=100 || EW =001
# TIME=    516 |state=0000|count=1000 | NS=100 || EW =001
# ** Note: $finish      : C:/intelFPGA/18.1/sion/TRAFFIC LIGHT CONTROLLER.v(118)
# Time: 521 ps Iteration: 0 Instance: /TLC_new_tb
# Break in Module TLC_new_tb at C:/intelFPGA/18.1/sion/TRAFFIC LIGHT CONTROLLER.v line 118
/VSIM 4>
```

Figure 2: Simulation Result of Traffic Light Controller



## 5.2. Waveform




Figure 3: Waveform

## 5.3. Elaborated Design




Figure 4: Elaborated Design using Vivado

## 6. Conclusion

The Traffic Light Controller was successfully designed, simulated, and implemented using Verilog HDL. The project demonstrated the practical application of digital design concepts such as finite state machines, timing control. The system effectively managed traffic light sequencing for a four-way intersection, ensuring smooth traffic flow. This project can be further enhanced by integrating sensors for vehicle detection to create an intelligent and adaptive traffic control system.