PROJECT REPORT

TRAFFIC LIGHT CONTROLLER USING VERILOG HDL

Submitted by: SHEFIN MUHAMMED M S

Under the Guidance of: MR.MONISH & MS.VIMALA

SION SEMICONDUCTOR October 2025

Contents

1	Aim	2
2	Objectives	2
3	Tools Used	2
4	Verilog Code and TestBench	3
	4.1 Verilog Code	3
	4.2 Testbench code	5
5	Results	7
	5.1 Simulated Result	7
	5.2 Waveform	8
	5.3 Elaborated Design	8
6	Conclusion	8

1. Aim

To design and implement a Traffic Light Controller using Verilog HDL that simulates the operation of a real-world traffic signal system at a four-way intersection by sequencing red, yellow, and green lights based on time delays and state transitions.

2. Objectives

The main objective of this project is to design and implement a Traffic Light Controller using Verilog HDL that simulates the operation of a real-world traffic signal system. The system controls the sequencing of red, yellow, and green lights at a four-way intersection based on predefined time delays and state transitions, ensuring smooth and efficient traffic flow management.

3. Tools Used

• Software Tools:

- ModelSim for simulation and waveform verification.
- Xilinx Vivado for synthesis and RTL implementation.

Methodology

- Study the basic working principles of a traffic light control system and identify its main components such as controller, sensors, and signal lights.
- Design the traffic light control logic using a Finite State Machine (FSM) with defined states for Red, Yellow, and Green lights.
- Develop the Verilog HDL code to implement the FSM for controlling light transitions based on timing sequences.
- Simulate the Verilog design using software tools like ModelSim or Vivado to verify timing, state transitions, and functional correctness.
- Test the implemented design and verify its operation to ensure proper sequencing and timing behavior.

4. Verilog Code and TestBench

4.1. Verilog Code

```
module TLC(input clk,rst,output reg [2:0]NS,EW);
3 //FSM STATE
  parameter s0=3'b000;
parameter s1=3'b001;
  parameter s2=3'b010;
7 parameter s3=3'b011;
  parameter s4=3'b100;
  parameter s5=3'b101;
reg[3:0] state, next_state;
12 reg [3:0] count;
13 //COUNTER
14 always@(posedge clk)begin
15 if (rst)
16 count <= 4 'b0000;
17 else if (state==next_state) begin
18 case(state)
19 s0, s3: if (count <14) count <= count +1;
20 s1,s2,s4,s5: if (count <2) count <= count +1;
21 default: count <= 4'b0000;
22 endcase
23 end
24 else begin
25 count <=4'b0000;
26 end
  end
28
29 always@(posedge clk)begin
30 if (rst) begin
31 state <= s0;
32 end
33 else
  state <= next_state;
35 end
```

```
//STATE ADN DELAY
  always@(*)begin
37
  next_state=state;
  case(state)
       s0:if (count==14) next_state=s1;
40
       //else next_state=s0;
41
       s1:if (count==2) next_state=s2;
       //else next_state=s1;
43
       s2:if (count==2) next_state=s3;
44
       //else next_state=s2;
45
       s3:if (count==14) next_state=s4;
       //else next_state=s3;
47
       s4:if (count == 2) next_state = s5;
48
       //else next_state=s4;
49
       s5:if (count == 2) next_state = s0;
50
       //else next_state=s5;
51
       default next_state=s0;
52
  endcase
  end
54
  //FOR OUTPUT
55
  //GREEN=100,//YELLOW=010,RED=001
  always@(*)begin
57
       case(state)
58
       s0:begin
59
       NS=3, b100; //GREEN=100
       EW = 3' b001; //RED = 001
61
       end
62
63
       s1:begin
64
       NS=3, b010; // YELLOW=010
65
       EW = 3 , b001 ; //RED = 001
66
       end
67
68
       s2:begin
69
       NS=3, b001; //RED=001
70
       EW = 3 , b001; //RED = 001
       end
72
73
       s3:begin
74
```

```
NS=3'b001;//RED=001
75
       EW=3 'b100; // GREEN = 100
76
       end
78
       s4:begin
79
       NS=3, b001; // GREEN=100
80
       EW=3, b010; // YELLOW=010
       end
82
83
       s5:begin
84
       NS=3, b001; //RED=001
85
       EW=3' b001; //RED=001
86
       end
87
       default:begin
89
       NS=3, b001; //RED=001
90
       EW=3, b001; //RED=001
91
        end
93
        endcase
94
  end
95
  endmodule
```

4.2. Testbench code

```
//TESTBENCH CODE FOR TRAFFIC LIGHT
module TLC_new_tb;
reg clk,rst;
wire [2:0]NS,EW;

TLC dut(.clk(clk),.rst(rst),.NS(NS),.EW(EW));

initial begin
clk=0;#1;
forever #5 clk = ~clk;
end
initial begin
initial begin
initial begin
```

5. Results

The Traffic Light Controller was successfully designed and implemented using Verilog HDL. The simulation results verified the correct operation of the finite state machine, ensuring proper sequencing of Red, Yellow, and Green lights according to the specified time delays and properly verified the output using the waveform.

5.1. Simulated Result

Figure 1: Simulation Result of Traffic Light

```
Controller
                              |state=0011|count=0111 |
# TIME=
                         306 |state=0011|count=1000
                                                         NS=001
                                                                   EW =100
 TIME=
 TIME=
                              |state=0011|count=1001
                                                         NS=001
                                                                   EW =100
                         326 |state=0011|count=1010
 TIME=
                                                         NS=001
                                                                   EW =100
                         336 |state=0011|count=1011
 TIME=
 TIME=
                         346 |state=0011|count=1100
                                                         NS=001
                                                                   EW =100
                         356 |state=0011|count=1101
                                                         NS=001
 TIME=
                                                                   EW =100
 TIME=
                         366 |state=0011|count=1110
 TIME=
                         376 |state=0100|count=0000
                                                         NS=001
                                                                   EW =010
 TIME=
                         386 |state=0100|count=0001
                                                         NS=001
                                                                   EW =010
 TIME=
                             |state=0100|count=0010
 TIME=
                         406 |state=0101|count=0000
                                                         NS=001
                                                                   EW =001
 TIME=
                         416 |state=0101|count=0001
                                                         NS=001
 TIME=
                             |state=0101|count=0010
 TIME=
                         436 |state=0000|count=0000
                                                         NS=100
                                                                   EW =001
 TIME=
                         446 |state=0000|count=0001
                                                         NS=100
 TIME=
                         456 |state=0000|count=0010
                                                         NS=100
                                                                   EW =001
                                                                   EW =001
 TIME=
                         466 | state=0000|count=0011
                                                         NS=100
                         476 |state=0000|count=0100
 TIME=
 TIME=
                         486 |state=0000|count=0101
496 |state=0000|count=0110
                                                         NS=100
NS=100
                                                                   EW =001
                                                                   EW =001
                         506 |state=0000|count=0111
 TIME=
                         516 |state=0000|count=1000
                                                         NS=100
                       : C:/intelFPGA/18.1/sion/TRAFFIC LIGHT
                                                                CONTROLLER.v(118)
     Time: 521 ps Iteration: 0 Instance: /TLC_new_tb
 Break in Module TLC new to at C:/intelFPGA/18.1/sion/TRAFFIC LIGHT CONTROLLER.v line 118
/SIM 4>
```

Figure 2: Simulation Result of Traffic Light Controller

5.2. Waveform




Figure 3: Waveform

5.3. Elaborated Design




Figure 4: Elaborated Design using Vivado

6. Conclusion

The Traffic Light Controller was successfully designed, simulated, and implemented using Verilog HDL. The project demonstrated the practical application of digital design concepts such as finite state machines, timing control. The system effectively managed traffic light sequencing for a four-way intersection, ensuring smooth traffic flow. This project can be further enhanced by integrating sensors for vehicle detection to create an intelligent and adaptive traffic control system.