


Lab 06: PLL System-Level Design and Simulation

Part (1)

(1)



(2)

Random Number Generator

This version of the generator creates a random integer. It can deal with very large integers up to a few thousand digits.

Result

112

Lower Limit

Upper Limit

Generate
Clear

$$K_{vco} = 1.12 \text{ GHz/V}$$


(3)

$$F_{out} = F_0 + K_{vco} \cdot V_{in}$$


$$960\text{M} = 500\text{M} + K_{vco} \cdot V_{in}$$

$$V_{in} = (960\text{M} - 500\text{M}) / (1.12\text{G}) = 0.4107142857 \text{ V}$$

(4)



(5)




(6)


	Analytical	Simulation
vin value (V)	0.4107142857	0.4107142985

Both the analytical and simulated values are the same.

(7) Before lock:




(8) After lock:



Part (2)

(1)



As shown in the figure, at the positive edge of “ref”, “up” is asserted until there is a positive edge for “div”, then “down” is also asserted, and after the reset delay, both are deasserted.

(2)

Simulated Signals for Cell: test, Lib: Synthesizer_Examples, Sim: test.par

