

Analog/Mixed-Signal Simulation and Modeling**Lab 03****MOSFET Modeling and Simulation****Objectives**

1. Create simple SPICE MOSFET model cards.
2. Run and analyze SPICE MOSFET simulations.
3. Get familiar with different types of SPICE models and model parameters.

Instructions

1. Use LTSpice for design entry and simulation. Use this link: <https://www.analog.com/en/design-center/design-tools-and-calculators/ltspice-simulator.html>
2. You may use Notepad++ to write your netlist (it has SPICE highlight mode). Do NOT use a schematic entry GUI. Do NOT use any other program.
3. If necessary, make any reasonable assumptions.
4. Check LTSpice help if needed.

Part 1

Index	Deliverable
1.	Complete "my_nmos.lib" to model a 180nm LEVEL 1 MOSFET that has ideal VCCS characteristics, $V_{TH} = 0.4$ V and ON current of 10 mA at $W = 10$ μ m, $L = L_{min}$ and $V_{GS} = V_{DS} = 1.8$ V. Complete and run "nmos_tb.cir". This should plot the NMOS ID vs VDS with VGS as a parameter. Use nested DC sweep. Report the netlist and the results. Report any warning in the SPICE error log and comment on them.
2.	Modify the model to include VDS dependence with $V_A = 10$ V. Report the netlist and the results.
3.	Modify the model to include the effect of velocity saturation that limits the ON current to 5 mA. Report the netlist and the results.
4.	Create "my_pmos.lib" to model a LEVEL 1 PMOS that has half the mobility of the NMOS. What should be the polarity of v_{t0} ? Complete and run "cmos_inv_dc.cir". This should plot the DC transfer characteristics of a CMOS inverter. Report the netlist and the results.
5.	Complete and run "cmos_inv_tran.cir". This should plot the transient characteristics of a CMOS inverter. Use pulse source with period = 100 ps and rise/fall = 5 ps. Report the netlist and the results. Measure the delay.
6.	Modify the model to include $C_J = 1$ fF/ $(\mu\text{m})^2$ and $C_{JSW} = 0.1$ fF/ μ m (note the units). Use reasonable values for (AD,AS,PD,PS) when you instantiate the MOSFET.

	<p>Assume diffusion (junction) length (LD) = $5 \cdot \lambda$, $\lambda = L_{min}/2$, junction area = $LD \cdot W$ and junction perimeter = $2 \cdot (LD + W)$.</p> <p>run "nmos_inv_tran.cir". Report the netlist and the results. Measure the delay. Compare the results to the previous case. Comment.</p>
--	---

Part 2

Index	Deliverable
1.	<p>Copy "nmos_tb.cir" to a new file "nmos_tb_parm.cir" and edit it to run parametric sweeps for both VGS and VDS instead of nested DC sweeps.</p> <p>Report the netlist and the results. Compare the simulation time to the nested DC sweep testbench.</p>
2.	<p>Edit "nmos_tb.cir" to use the "ee214b_hspice.sp" HSPICE model.</p> <p>What version of BSIM is this HSPICE model?</p> <p>How to set the LEVEL parameter appropriately for LTspice in this case?</p> <p>Compare the results to your LEVEL 1 model.</p>
3.	<p>When you run the previous testbench, you will see in the SPICE error log that LTspice ignored some BSIM parameters in the model file. Refer to HSPICE documentation and explain in detail (with the aid of figures whenever possible) the meaning and use of each parameter.</p> <p>Open the model file and see the values of these parameters? What are the meanings of these values? How do you expect they will affect the simulation results?</p>
4.	<p>Create "cmos_inv_tran_fo4.cir". This should simulate a fanout-of-4 (FO4) chain of five CMOS inverters using the "ee214b_hspice.sp" model. Create a subcircuit for the inverter and instantiate it five times. Use the multiplier parameter to emulate the FO4 effect. Note that for LTspice, the multiplier parameter is not predefined for the subcircuit itself as a whole (it is predefined in other simulators such as spectre and HSPICE), but you can use the multiplier parameter of the MOSFET itself.</p> <p>Report the netlist and the results.</p>
5.	<p>Measure the FO4 delay for the middle inverter in the previous testbench. Calculate FO4 delay (in ps) divided by λ (in nm), where $\lambda = L_{min} / 2$. This ratio is useful to get a quick estimate of the delay in any technology. How much FO4 delay do you expect for a 65nm technology?</p>

Thanks to all who contributed to these labs. If you find any errors or have suggestions concerning these labs, please contact Hesham.omran@eng.asu.edu.eg.