

Prepared By:

Shehab Bahaa

- Problem Definition & Requirements
- Overview of the Solution Flow
- Algorithmic State Machine (ASM) Chart
- RTL Explanation
- Verification (Grey-Box methodology)
 - Testing Scenarios
 - Checkers
 - Testbench Explanation
 - Simulation Results
 - FSM coverage Report
- Synthesis Results

Problem Definition & Requirements

Problem Definition: Designing the controller unit for a washing machine Requirements:

- The machine operates in a sequence of states as follows
 - 1) The machine rests in the **idle state** until **coin_in input port** is asserted which corresponds to a coin being deposited.
 - 2) The asserted coin_in transfers the machine into the **filling water state**. The duration of this state is **2 minutes**.
 - 3) Then the machine moves into the **washing state** that takes **5 minutes**.
 - 4) After that, it moves into the **rinsing state** that takes **2 minutes**.

| Problem Definition & Requirements

Requirements:

- 5) Then depending on the value at the *double_wash input port*:

 Either it moves into the spinning state if double_wash is deasserted

 Or it moves into the washing state for another wash and rinse round if double_wash is asserted.

 Note: Only one more round of wash and rinse is allowed when double_wash asserted even if it is still asserted after the second wash and rinse round.
- 6) After that, the **spinning state** starts. Its duration is **1 minute**. However, if the **timer_pause input port** is asserted during this state (only the spinning state), the machine moves into the idle state. When the timer_pause flag is deasserted again, then the spinning state continues the time remaining from before the pause.


Requirements:

- 7) When the spinning state is done, the machine moves into the idle state, and the wash_done output port is asserted until another coin is deposited, then the sequence starts from the beginning again.
- Regarding the input signals:
 - 1) The double_wash is pressed pressed before depositing the coin and stays pressed till the job completes.
 - 2) The machine is designed to stop when the timer_pause flag is asserted ONLY during the spinning state.
 - The input clock can have 1, 2, 4, or 8 MHz frequency. clk_freq [1:0]
 input port is used to encode the clock frequency used.

Overview of the Solution Flow

Step 1: defining the block diagram

The washing_machine_controller consists of a finite state machine that controls the state of the washing machine and the output.



Overview of the Solution Flow


Step 2: developing Algorithmic State Machine (ASM) chart

- ASM chart is used for designing FSMs with three basic elements: the state box, the decision box, and the conditional box.
- The chart consists of ASM blocks that describe the state of the system during one clock-pulse interval.

Step 3: Convert the ASM chart into Verilog model


Step 4: Testbench development and simulation

Step 5: Synthesis



Basic Elements of ASM chart

ASM Block and RTL Code of Idle State



Idle state ASM block

```
case (state)
   S IDLE
                      // the machine checks if a spinning state is pause or not using the paused spinni
                                 -- Note: a flag is introduced along with the timer pause signal so that
                               -- When coin in is asserted, wash done and second wash flag is reseted
                                -- states duration task is used to define the required time duration for
                      if (paused spinning flag) begin
                                                     <= clock count;
                            clock count
                            if (timer pause)
                                                                              state <= S IDLE;</pre>
                                                                             state <= S SPINNING;</pre>
                       end else begin
                            clock count
                                                     <= 0:
                            if (coin in) begin
                                wash done
                                                     <= 0:
                                second wash flag
                                states duration ();
                                                                             state <= S FILLING WATER;</pre>
                            end
                            else begin
                                wash done
                                                     <= wash done;
                                                                              state <= S IDLE;
                            end // if coin in
                     end // if paused spinning flag
```

Idle state RTL code

RTL Code Explanation of Idle State


- The machine enters the IDLE state in two cases:
 - 1) When the reset signal is 0 (active-low signal)
 - 2) When the spinning state is paused or done.
- In the IDLE state, the machine checks if a spinning state is pause or not using the paused_spinning_flag:
 - If a spinning state is paused, the last clock count from the spinning state is saved until the timer_pause input is deasserted, then it continues the spinning state.

Note: a flag is introduced along with the timer_pause signal so that the timer_pause is considered only when the spinning state is paused.

RTL Code Explanation of Idle State

- If there is no spinning state paused, then the counter is initialized to 0 and the value of wash_done signal is saved until the coin_in signal is asserted.
 - When coin_in is asserted, wash_done and second_wash flag is reseted and the state_duration task is called.
 - states_duration task is used to define the required time duration for each state. The time duration is defined using a counter for the number of clock cycles of each state. The number a clock cycles per state depends on the clock frequency used and the state itself. It is calculated as follows:
 - # of clock cycles per state = (frequency, i.e., cycles per sec)*(state duration in minutes)*(60 s/min)

ASM Block and RTL Code of Filling Water State




Filling water state ASM block

Filling water state RTL code

RTL Code Explanation of Filling Water State

- The S_FILLING_WATER state starts after the S_IDLE state
- In this state, the machine checks if the state duration passed using the clock count:
 - If the state duration did not pass, then it increments the counter and stays in this state.
 - If the state duration passed, then it resets the counter and moves into the S WASHING state.

12 ASM Block and RTL Code of Washing State




Washing state ASM block

```
S WASHING
                  // the machine checks if the state duration passed using the clock count:
                          If the state duration did not pass, then it increments the counter
                        - If the state duration passed, then:
                            -- If the double wash input is asserted, it toggles second wash f
                                 --- Note: this flag allows only one more round of washing and
                            -- and moves into the S RINSING state.
                  if (clock count < washing duration - 1) begin
                    clock count <= clock count + 1;</pre>
                                                                          state <= S WASHING;
                  end else begin
                    clock count <= 0;
                    if (double wash)
                        second wash flag <= ~second wash flag;
                                                                          state <= S RINSING;</pre>
                  end // if clock count < washing duration - 1
```

Washing state RTL code

- The S_WASHING state starts after the S_FILLING_WATER state or after S_SPINNING if double_wash is asserted.
- In this state, the machine checks if the state duration passed using the clock count:
 - If the state duration did not pass, then it increments the counter and stays in this state.
 - If the state duration passed, then:
 - resets the counter
 - If the double_wash input is asserted, it toggles second_wash_flag.
 Note: this flag allows only one more round of washing and rinsing even if double wash is still asserted after the second round.
 - and moves into the S_RINSING state.

ASM Block and RTL Code of Rinsing State



Rinsing state ASM block


```
S RINSING
                   // the machine checks if the state duration passed using the clock count:
                         - If the state duration passed, then it resets the counter and
                             -- If the second wash flag is 0, it moves into the S SPINNING stat
                             -- If the second wash flag is 1, it moves into the S WASHING state
                   if (clock count < rinsing duration - 1) begin
                     clock count <= clock count + 1;</pre>
                                                                            state <= S RINSING;</pre>
                   end else begin
                     clock count <= 0;
                     if (second wash flag)
                                                                            state <= S WASHING;</pre>
                                                                            state <= S SPINNING;</pre>
                   end // if clock count < rinsing duration - 1</pre>
```

Rinsing state RTL code

15 RTL Code Explanation of Rinsing State

- The S RINSING state starts after the S WASHING state
- In this state, the machine checks if the state duration passed using the clock count:
 - If the state duration did not pass, then it increments the counter and stays in this state.
 - If the state duration passed, then it resets the counter and
 - If the second wash flag is 0, it moves into the S SPINNING state.
 - If the second wash flag is 1, it moves into the S WASHING state.

ASM Block and RTL Code of Spinning State



Spinning state ASM block

```
S SPINNING
                  // the machine checks if the state duration passed using the clock count:
                             -- If timer pause input is asserted, then it sets the paused spinn
                  if (clock count < spinning duration - 1) begin
                    clock count
                                              <= clock count + 1;
                    if (timer pause) begin
                         paused spinning flag
                                                  <= 1;
                                                                           state <= S IDLE;</pre>
                    end else begin
                                                                           state <= S SPINNING;</pre>
                  end else begin
                    paused spinning flag
                                                  <= 0;
                    wash done
                                                  <= 1;
                                                                           state <= S IDLE;</pre>
                 end // if clock count < spinning duration - 1</pre>
```

Spinning state RTL code

RTL Code Explanation of Spinning State

- The S_SPINNING state starts after the S_RINSING state or after S_IDLE state if it was paused.
- In this state, the machine checks if the state duration passed using the clock count:
 - o If the state duration did not pass, then it increments the counter and checks:
 - If timer_pause input is deasserted, it stays in this state.
 - If timer_pause input is asserted, then it sets the paused_spinning_flag and moves into S_IDLE state.
 - If the state duration passed, then it resets the counter, asserts wash_done and moves into the S_IDLE state.

Verification Methodology

Grey-Box methodology was used in the verification. This approach involves:

- Controlling and observing the design through the top-level interface
- Verifying implementation-specific features. In our case, the state registers and the duration of each state were checked.

Testing Covered Scenarios

- Test 1: complete washing cycle with no double wash and no timer pause.
- Test 2: complete washing cycle with double wash and timer pause.
- Test 3: two consecutive washing cycles (running test 1 then test 2)

Checkers

A self-checking testbench was developed that checks the following in each test scenario:

- The sequence of state transitions and duration of each state
- The value of the wash_done output signal

- The testbench implements the test scenarios using a generic_test task.
- The content of the generic_test is modified using flags to select the required test scenario.
- Figure shows that the DUT is initially reseted, then test 1 runs. After 0.5 minute in the idle state, the second test is applied.
- Both tests are applied consecutively which constitutes the third test scenario.
- Also, the clk frequency changes for each test scenario.

```
initial begin
   //$monitor("[$monitor] time= %0t, s
   // RESET
   rst n = 0;
   @(negedge clk) rst n
                               = 1:
   @(negedge clk)
   // Test Scenario 1
   clk freq = 2'b10;
   generic test();
   // Test Scenario 2
   TEST2 = 1;
   #(0.5*10**6*60)
   @(negedge clk)
   clk freq = 2'b11;
   generic test();
   $finish:
end
```

Sequence of test scenarios

- The **generic_test task** consists of two part:
 - Driver drives the input signals
 - Monitor detects the output signal and current state.
- The figure below shows the driving part of the generic test task.

```
fork
   // Driving
    begin
                                coin in
       if (TEST2)
                                double wash = 1;
                                double wash = 0;
                                timer pause = 0;
           @(negedge clk)
                                coin in
                                            = 0:
        if (TEST2) begin
           @(DUT.state == 4)
                                timer pause = 1;
                                                   // start the pause in the middle of the spinning phase
           #(0.5*10**6*60)
                                timer pause = 0;
                                                   // the pause duration is one minute
           #(1*10**6*60)
```

Driving part of generic test

The monitor part of the generic_test performs multiple checks whenever the state of the DUT changes.

```
begin
                            if (DUT.state === 0)     $display("\"SUCCESSFUL IDLE state\"");
                            else begin
                                                    $display("\"FAILED IDLE state\""); $finish; end
       @(DUT.state)
                            checkers(0, "IDLE", "FILLING WATER", 0);
                            checkers(2, "FILLING WATER", "WASHING", 0);
       @(DUT.state)
                            checkers(5, "WASHING", "RINSING", 0);
        @(DUT.state)
    if (TEST2) begin
                            checkers(2, "RINSING", "WASHING", 0);
        @(DUT.state)
                            checkers(5, "WASHING", "RINSING", 0);
       @(DUT.state)
        @(DUT.state)
                            checkers(2, "RINSING", "SPINNING", 0);
    if (TEST2) begin
       @(DUT.state)
                            checkers(0.5, "SPINNING", "IDLE", 0);
                            checkers(1, "IDLE", "SPINNING", 0);
       @(DUT.state)
       @(DUT.state)
                            checkers(0.5, "SPINNING", "IDLE", 1);
    end else begin
                            checkers(1, "SPINNING", "IDLE", 1);
        @(DUT.state)
                            if (wash done == 1)
                                $display("\"SUCCESSFUL wash done\"");
                            else begin
                                $display("\"FAILED wash done\" \nEXPECTED: 1, OBSERVED: 0");
                                $finish;
end
```

Monitoring part of generic test

| Verification: Testbench Explanation

Checkers Implementation

- One checker calculates the duration of the previous state by storing the start and end time using **\$realtime** system task.
- Another checker verifies that the current state is the correct one in the operation sequence.
- The final checker verifies that the wash_done signal is as expected in each state.

```
Checking the duration of the previous state
   if ((previous state !== "IDLE") || (expected previous state minutes != 0)) begin
       state end time
                           = $realtime:
       state duration
                           = (state end time - state start time)/(60*10**6);
       if (state duration == expected previous state minutes)
           $display("\"SUCCESSFUL %s state\" with %0f minutes duration", previous state, state duration);
       else begin
           $display("\"FAILED %s state\" \nEXPECTED: %of minutes, OBSERVED: %of minutes", previous state, expected previous state minutes, state duration);
           $finish:
       end
   end
// Checking that the current state is as expected
   if (DUT.state === state number) state start time = $realtime;
   else begin
       $display("\"FAILED\" \nEXPECTED: %0d state, OBSERVED: %0d", state number, DUT.state); $finish;
   end
// Checking the output
   if (wash done !== expected wash done) begin
       $display("\"FAILED wash done\" \nEXPECTED: %0d, OBSERVED: %0d", expected wash done, wash done);
       $finish;
   end
```

Checkers Implementation

Verification: Testbench Explanation


```
Clock Generation
always #(0.5*clock period) clk = ~clk;
always @(clk freq)
     case(clk freq)
         2'b00 : clock period = 1;
         2'b01 : clock period = 0.5;
         2'b10 : clock period = 0.25;
         2'b11 : clock period = 0.125;
     endcase
```

Input Clock Implementation

Verification: Simulation Results

Simulation Waveform


• The first test is shown before the yellow cursor, the second test is shown after the yellow cursor, and test are executed in series, so both tests combined form the third test.



Simulation Waveform

Simulation Waveform

- The waveform shows the sequence of state transitions and the duration of each state.
- It also shows the waveform of the output in each state



Simulation Waveform

Verification: Simulation Results

Testbench output

The figure shows the result of the checkers implemented in the testbench.

```
# Loading work.tb washing machine controller(fast)
# Loading work.washing machine controller(fast)
# source wave.do
     Test Scenario started (No double wash and no timer pause
 "SUCCESSFUL IDLE state"
 "SUCCESSFUL FILLING WATER state" with 2.000000 minutes duration
                    WASHING state" with 5.000000 minutes duration
                    RINSING state" with 2.000000 minutes duration
                  SPINNING state" with 1.000000 minutes duration
 "SUCCESSFUL IDLE state'
  "SUCCESSFUL FILLING WATER state" with 2,000000 minutes duration
                    WASHING state" with 5,000000 minutes duration
                    RINSING state" with 2.000000 minutes duration
                    WASHING state" with 5.000000 minutes duration
                 RINSING state" with 2,000000 minutes duration
                   SPINNING state" with 0.500000 minutes duration
                      IDLE state" with 1.000000 minutes duration
                   SPINNING state" with 0.500000 minutes duration
```

Traceability Matrix

It shows the possible combinations covered by the test scenarios

Test	rst_n		double_wash		timer_pause		clk_freq				coin_in
Name	reset	No reset	Enabled	Disabled	Enabled	Disabled	1 MHz	2 MHz	4 MHz	8 MHz	enabled
Test01	•			~		•	•		•		•
Test02		/	•		✓			~		~	~

Note: each test was used twice with two different frequencies.

| Verification: FSM Coverage Report

FSM C	overage:							
E	nabled Coverage	Active	Hits	Misses	% Covered			
F:	5Ms				85.00			
	States	5	5	0	100.00			
	Transitions	10	7	3	70.00			
		===FSM Detai	ls=====					
Co	overed Transitions :							
				-				
Line	Trans_ID	Hit_co	unt	Transition				
99	0	2		S_IDLE -> S_FILLING_WATER				
92	1	1		S_IDLE -> S_SPINNING				
112	2	2		S_FILLING_WATER -> S_WASHIN				
145	4		3	S_SPINNING -> S_IDLE				
122	5		3	S_WASHING -> S_RINSING				
131	7			S_RINSING -> S_SPINNING				
130	8		1	S_RINSING -> S_WASHING				
Ur	ncovered Transitions :							
Line	Trans_ID	Transit	ion					
		<u></u>						
80	3	S FILLI	S FILLING WATER -> S IDLE					
80	6	S WASHI	S WASHING -> S IDLE					
			_					

FSM Coverage Report

Verification: FSM Coverage Report

FSM Coverage Analysis

- All the possible state transitions during the normal operation was covered by the test scenarios.
- However, the reason for the three uncovered state transitions is that the reset signal puts the machine into the idle state from any state
- so a test that resets at S_FILLING_WATER, S_WASHING, S_RINSING states will cover the remaining transitions.

Uncovered State Transitions

The Source of uncovered state transitions

| Synthesis Result

 The RTL code was synthesized successfully using Xilinx ISE and Spartan 6 FPGA.

Thank You!