

Final project  
2nd milestone report

Team names  
Shehab Bahaa Naga  
201700313  
Section: 1  
instructor: Dr. Amr Helmy

## seg7.sv

```
1  module sevenseg(
2      input logic [3:0] data,
3      output logic [6:0] segements
4  );
5
6  always_comb
7  case(data)
8      // abc_defg
9      0:    segements = 7'b111_1110 ;
10     1:   segements = 7'b011_0000 ;
11     2:   segements = 7'b110_1100 ;
12     3:   segements = 7'b111_1001 ;
13     4:   segements = 7'b011_0011 ;
14     5:   segements = 7'b101_1011 ;
15     6:   segements = 7'b101_1111 ;
16     7:   segements = 7'b111_0000 ;
17     8:   segements = 7'b111_1111 ;
18     9:   segements = 7'b111_0011 ;
19    10:  segements = 7'b111_0111 ;
20    11:  segements = 7'b001_1111 ;
21    12:  segements = 7'b000_1101 ;
22    13:  segements = 7'b011_1101 ;
23    14:  segements = 7'b100_1111 ;
24    15:  segements = 7'b100_0111 ;
25  default: segements = 7'b000_0000 ;
26 endcase
27
28 endmodule
```

# project.tb


```
1 // the idea of the whole structure that will be under testing
2 /*module project(input logic clk,
3     input logic reset,
4     output logic [6:0] segments
5 );
6 logic [63:0] x;
7 logic [3:0] data;
8
9 graycode g_raycode(x[63:0]);
10 counter C_counter(clk, reset, x[63:0], data[3:0]);
11 sevenseg s_evenseg(data[3:0], segments[6:0]);
12 endmodule*/
13
14 module testbench3();
15 logic clk;
16 logic reset;
17 logic [63:0] x;
18 logic [3:0] data;
19 logic [6:0] segments;
20
21 // instance
22 graycode g_raycode(x[63:0]);
23 counter C_counter(clk, reset, x[63:0], data[3:0]);
24 sevenseg s_evenseg(data[3:0], segments[6:0]);
25
26 always
27 begin
28 clk=1; #50;
29 clk=~clk; #50;
30 end
31
32 initial
33 begin
34 reset=1; #25;
35 reset=0;
36 end
37
38 always
39 begin
40 #10;
41 assert (x[63:0]==64'h01326754cdfeab98 & data[3:0]== 4'h0 & segments[6:0] == 7'b111_1110 ) $display ("SUCCESS"); else $error("0 failed");
42 #65;
43 assert (x[63:0]==64'h01326754cdfeab98 & data[3:0]== 4'h0 & segments[6:0] == 7'b111_1110 ) $display ("SUCCESS"); else $error("0 failed");
44 #50;
45 assert (x[63:0]==64'h01326754cdfeab98 & data[3:0]== 4'h1 & segments[6:0] == 7'b011_0000) $display ("SUCCESS"); else $error("1 failed");
46 #100;
47 assert (x[63:0]==64'h01326754cdfeab98 & data[3:0]== 4'h3 & segments[6:0] == 7'b111_1001) $display ("SUCCESS"); else $error("3 failed");
48 #100;
49 assert (x[63:0]==64'h01326754cdfeab98 & data[3:0]== 4'h2 & segments[6:0] == 7'b110_1100) $display ("SUCCESS"); else $error("2 failed");
50 #100;
51 assert (x[63:0]==64'h01326754cdfeab98 & data[3:0]== 4'h6 & segments[6:0] == 7'b101_1111) $display ("SUCCESS"); else $error("6 failed");
52 #100;
53 assert (x[63:0]==64'h01326754cdfeab98 & data[3:0]== 4'h7 & segments[6:0] == 7'b111_0000) $display ("SUCCESS"); else $error("7 failed");
54 #100;
55 assert (x[63:0]==64'h01326754cdfeab98 & data[3:0]== 4'h5 & segments[6:0] == 7'b101_1011) $display ("SUCCESS"); else $error("5 failed");
56 #100;
57 assert (x[63:0]==64'h01326754cdfeab98 & data[3:0]== 4'h4 & segments[6:0] == 7'b011_0011) $display ("SUCCESS"); else $error("4 failed");
58 #100;
59 assert (x[63:0]==64'h01326754cdfeab98 & data[3:0]== 4'hc & segments[6:0] == 7'b000_1101) $display ("SUCCESS"); else $error("c failed");
60 #100;
61 assert (x[63:0]==64'h01326754cdfeab98 & data[3:0]== 4'hd & segments[6:0] == 7'b011_1101) $display ("SUCCESS"); else $error("d failed");
62 #100;
63 assert (x[63:0]==64'h01326754cdfeab98 & data[3:0]== 4'hf & segments[6:0] == 7'b100_0111) $display ("SUCCESS"); else $error("f failed");
64 #100;
65 assert (x[63:0]==64'h01326754cdfeab98 & data[3:0]== 4'he & segments[6:0] == 7'b100_1111) $display ("SUCCESS"); else $error("e failed");
66 #100;
67 assert (x[63:0]==64'h01326754cdfeab98 & data[3:0]== 4'ha & segments[6:0] == 7'b111_0111) $display ("SUCCESS"); else $error("a failed");
68 #100;
69 assert (x[63:0]==64'h01326754cdfeab98 & data[3:0]== 4'hb & segments[6:0] == 7'b001_1111) $display ("SUCCESS"); else $error("b failed");
70 #100;
71 assert (x[63:0]==64'h01326754cdfeab98 & data[3:0]== 4'h9 & segments[6:0] == 7'b111_0011) $display ("SUCCESS"); else $error("9 failed");
72 #100;
73 assert (x[63:0]==64'h01326754cdfeab98 & data[3:0]== 4'h8 & segments[6:0] == 7'b111_1111) $display ("SUCCESS"); else $error("8 failed");
74 #100;
75 assert (x[63:0]==64'h01326754cdfeab98 & data[3:0]== 4'h0 & segments[6:0] == 7'b111_1110) $display ("SUCCESS"); else $error("0 failed");
76 #100;
77 assert (x[63:0]==64'h01326754cdfeab98 & data[3:0]== 4'h1 & segments[6:0] == 7'b011_0000) $display ("SUCCESS"); else $error("1 failed");
78 #100;
79 assert (x[63:0]==64'h01326754cdfeab98 & data[3:0]== 4'h3 & segments[6:0] == 7'b111_1001) $display ("SUCCESS"); else $error("3 failed");
80 #100;
81 assert (x[63:0]==64'h01326754cdfeab98 & data[3:0]== 4'h2 & segments[6:0] == 7'b110_1100) $display ("SUCCESS"); else $error("2 failed");
82 #100;
83 assert (x[63:0]==64'h01326754cdfeab98 & data[3:0]== 4'h6 & segments[6:0] == 7'b101_1111) $display ("SUCCESS"); else $error("6 failed");
84 #100;
85 assert (x[63:0]==64'h01326754cdfeab98 & data[3:0]== 4'h7 & segments[6:0] == 7'b111_0000) $display ("SUCCESS"); else $error("7 failed");
86 #100;
87 assert (x[63:0]==64'h01326754cdfeab98 & data[3:0]== 4'h5 & segments[6:0] == 7'b101_1011) $display ("SUCCESS"); else $error("5 failed");
88 #100;
89 assert (x[63:0]==64'h01326754cdfeab98 & data[3:0]== 4'h4 & segments[6:0] == 7'b011_0011) $display ("SUCCESS"); else $error("4 failed");
90 #75;
91 end
92
93 endmodule
```

# Truth table

| data[3:0] | a | b | c | d | e | f | g |
|-----------|---|---|---|---|---|---|---|
| 0000      | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| 0001      | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| 0010      | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 0011      | 1 | 1 | 1 | 1 | 0 | 0 | 1 |
| 0100      | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 0101      | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0110      | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 0111      | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| 1000      | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1001      | 1 | 1 | 1 | 0 | 0 | 1 | 1 |
| 1010      | 1 | 1 | 1 | 0 | 1 | 1 | 1 |
| 1011      | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 1100      | 0 | 0 | 0 | 1 | 1 | 0 | 1 |
| 1101      | 0 | 1 | 1 | 1 | 1 | 0 | 1 |
| 1110      | 1 | 0 | 0 | 1 | 1 | 1 | 1 |
| 1111      | 1 | 0 | 0 | 0 | 1 | 1 | 1 |


# K-maps and boolean equations

NOTE: the different colors used in the k-maps are just for  
clarifying each different group for each implicant



$$a = \overline{\text{data[3].data[1]}} + \text{data[2].data[1]} + \overline{\text{data[3].data[2].data[0]}} + \text{data[3].data[2].data[0]}$$

$$+ \overline{\text{data[3].data[2].data[0]}} + \text{data[3].data[2].data[1]}$$



$$b = \overline{\text{data[3].data[2]}} + \overline{\text{data[2].data[1]}} + \overline{\text{data[3].data[1].data[0]}} + \overline{\text{data[3].data[1].data[0]}}$$

$$+ \overline{\text{data[3].data[1].data[0]}} + \overline{\text{data[3].data[2].data[0]}}$$

C

|    | 00 | 01 | 11 | 10 |
|----|----|----|----|----|
| 00 | 1  | 1  | 1  | 0  |
| 01 | 1  | 1  | 1  | 1  |
| 11 | 0  | 1  | 0  | 0  |
| 10 | 1  | 1  | 1  | 1  |

$$c = \overline{\text{data [3].data [2]}} + \text{data [3].}\overline{\text{data [2]}} + \overline{\text{data [1].data [0]}}$$
$$+ \overline{\text{data [3].data [1]}} + \overline{\text{data [3].data [1]}}$$

d

|    | 00 | 01 | 11 | 10 |
|----|----|----|----|----|
| 00 | 1  | 0  | 1  | 1  |
| 01 | 0  | 1  | 0  | 1  |
| 11 | 1  | 1  | 0  | 1  |
| 10 | 1  | 0  | 1  | 0  |

$$d = \overline{\text{data [3].data [1].data [0]}} \overline{\text{data [2].data [1].data [0]}} + \text{data [2].}\overline{\text{data [1].data [0]}}$$
$$+ \overline{\text{data [2].data [1].data [0]}} + \overline{\text{data [3].data [2].data [0]}}$$

e

|    | 00 | 01 | 11 | 10 |
|----|----|----|----|----|
| 00 | 1  | 0  | 0  | 1  |
| 01 | 0  | 0  | 0  | 1  |
| 11 | 1  | 1  | 1  | 1  |
| 10 | 1  | 0  | 1  | 1  |

$$e = \overline{\text{data}[3].\text{data}[2]} + \overline{\text{data}[1].\text{data}[0]} + \overline{\text{data}[3].\text{data}[1].\text{data}[0]} \\ + \overline{\text{data}[2].\text{data}[1].\text{data}[0]}$$

f

|    | 00 | 01 | 11 | 10 |
|----|----|----|----|----|
| 00 | 1  | 0  | 0  | 0  |
| 01 | 1  | 1  | 0  | 1  |
| 11 | 0  | 0  | 1  | 1  |
| 10 | 1  | 1  | 1  | 1  |

$$f = \overline{\text{data}[3].\text{data}[2]} + \text{data}[3].\text{data}[1] + \overline{\text{data}[2].\text{data}[1].\text{data}[0]} \\ + \overline{\text{data}[3].\text{data}[1].\text{data}[0]} + \overline{\text{data}[3].\text{data}[2].\text{data}[1]}$$

data[1:0]  
data[3:2]


|    | 00 | 01 | 11 | 10 |
|----|----|----|----|----|
| 00 | 0  | 0  | 1  | 1  |
| 01 | 1  | 1  | 0  | 1  |
| 11 | 1  | 1  | 1  | 1  |
| 10 | 1  | 1  | 1  | 1  |

g


$$\begin{aligned}
 g = & \text{data [3]} + \text{data [1].data [0]} + \text{data [2].data [1]} \\
 & + \overline{\text{data [3].data [2].data [1]}}
 \end{aligned}$$

logic gates  
schematic

`data[3]` `data[2]` `data[1]` `data[0]`




`data[3]` `data[2]` `data[1]` `data[0]`



# waveform

## My specific x = 23



NOTE: the second image is continuous with the first one; they are separated here because of the limited length of the report

NOTE: the waveform of my specified X ends just before the yellow line in the second image

after the yellow line is the beginning of the new flow of my specified X

### THE SIGNALS

- x is the output of the garycode and the input of the counter
- data is the output of the counter and the input of the seven-segment decoder
- segments is the output of the seven-segment decoder

And this waveform shows the data flow integration between the three modules