
# UVM Synch. FIFO



## → UVM Testbench Flow with UVM Structure:



UVM Testbench Flow with UVM Structure Figure

## → Bug Report:

The Bugs noticed in the Design RTL:

- Missing if condition for the NOTE when read and write are high and the memory is full
- 2. The underflow should be register as it is sequential
- 3. Missing assigning the underflow register
- 4. Including the condition when **read** and **write** are **high** and the memory is **empty**
- 5. The **almostfull** should be assigned when the **count** is 7 not 6

## → Design Code:

```
import fifo_pack::*;
module FIFO(FIFO_INTERF.FIFO_DUT_MODE fifo_interf);
logic [(FIFO_WIDTH-1):0]data_in;
logic wr_ack,overflow,underflow;
logic [(FIFO_WIDTH-1):0]data_out;
bit clk,rst_n,wr_en,rd_en,full,empty,almostfull,almostempty;

assign data_in=fifo_interf.data_in;
assign clk=fifo_interf.clk;
assign rst_n=fifo_interf.rst_n;
assign wr_en=fifo_interf.wr_en;
assign wr_en=fifo_interf.rd_en;

assign fifo_interf.wr_ack=wr_ack;
assign fifo_interf.overflow=overflow;
assign fifo_interf.full=full;
assign fifo_interf.almostfull=almostfull;
assign fifo_interf.almostfull=almostfull;
assign fifo_interf.almostfull=almostfull;
assign fifo_interf.almostfull=almostfull;
assign fifo_interf.data_out=data_out;

localparam max_fifo_addr = $clog2(FIFO_DEPTH);
logic [max_fifo_addr-1:0] wr_ptr, rd_ptr;
logic [max_fifo_addr0] count;
```

```
assign fifo interf.rd ptr=rd ptr;
assign fifo interf.count=count;
            underflow<=0;
            underflow<=0;
```

```
underflow <= 1;</pre>
       underflow <= 0;
overflow<=0;</pre>
```

## → Top Module Code:

```
module FIFO_TOP;
import uvm_pkg::*;
    include "uvm_macros.svh"
import fifo_test_pack::*;
bit clk;
initial begin
    clk = 0;
    forever begin
        #1 clk =~clk;
    end
    end

FIFO_INTERF fifo_interf(clk);

FIFO fifo_dut(fifo_interf);
initial begin
    uvm_config_db#(virtual
FIFO_INTERF)::set(null, "uvm_test_top", "FIFO_INTERF", fifo_interf);
    run_test("fifo_test");
end

bind FIFO fifo_sva fifo_sva_inst(fifo_interf);
endmodule : FIFO_TOP
```

#### → Test Module Code:

```
import fifo config pack::*;
fifo env env;
fifo config fifo config obj;
FIFO 1 sequence fifo 1 sequence;
FIFO 3 and 4 sequence fifo 3 and 4 sequence;
FIFO 6 sequence fifo 6 sequence;
function new (string name="fifo test", uvm component parent = null);
function void build phase (uvm phase phase);
fifo config obj=fifo config::type id::create("fifo config obj");
fifo 2 sequence=FIFO 2 sequence::type id::create("fifo 2 sequence",this);
fifo 6 sequence=FIFO 6 sequence::type id::create("fifo 6 sequence",this);
```

```
phase.drop objection(this);
```

## → FIFO Package:

```
package fifo_pack;
parameter FIFO_WIDTH = 16;
parameter FIFO_DEPTH = 8;

static bit test_finished;
static int error_count=0;
static int correct_count=0;
endpackage
```

#### → FIFO SVA:

```
module fifo sva (FIFO INTERF.FIFO DUT MODE fifo interface);
import fifo pack::*;
bit clk;
logic [(FIFO WIDTH-1):0] data in;
bit rst n, wr en, rd en;
logic [(FIFO WIDTH-1):0] data out;
logic wr ack, overflow;
bit full, empty, almostfull, almostempty;
logic underflow;
localparam max fifo addr = $clog2(FIFO DEPTH);
logic [max fifo addr-1:0] wr ptr, rd ptr;
logic [max fifo addr:0] count;
assign clk=fifo interface.clk;
assign rst n=fifo interface.rst n;
assign data in=fifo interface.data in;
assign data out=fifo interface.data out;
assign wr en=fifo interface.wr en;
assign wr ack=fifo interface.wr ack;
assign rd en=fifo interface.rd en;
assign overflow=fifo interface.overflow;
assign underflow=fifo interface.underflow;
assign full=fifo interface.full;
assign empty=fifo interface.empty;
```

```
assign almostfull=fifo interface.almostfull;
assign almostempty=fifo interface.almostempty;
assign count=fifo interface.count;
assign wr ptr=fifo interface.wr ptr;
assign rd ptr=fifo interface.rd ptr;
 \emptyset (posedge clk) disable iff(rst n) (rst n == \emptyset) |=> (full == \emptyset
&& empty== 1 && almostfull== 0 && almostempty== 0 );
property reset regs property;
property full property;
(full == 1);
(almostfull== 1);
```

```
property almostempty property;
property ov property;
 @(posedge clk) disable iff(!rst n)(count == FIFO DEPTH
property un property;
 @(posedge clk) disable iff(!rst n)(count== 0 &&(rd en == 1))
property wr ack property;
FIFO DEPTH)) || (rd en && (count == \frac{0}{0}) && wr en)) |=> (wr ack==
assert property (reset regs property); cover
property(reset regs property);
assert property (reset flags property); cover
property(reset flags property);
assert property(full property); cover property(full property);
assert property (empty property); cover property (empty property);
assert property(almostfull property); cover
property(almostfull property);
assert property(almostempty property); cover
property(almostempty property);
assert property (ov property); cover property (ov property);
assert property (un property); cover property (un property);
assert property (wr ack property); cover
property(wr ack property);
```

#### → FIFO interface:

```
interface FIFO_INTERF(clk);
import fifo_pack::*;
input clk;

logic [(FIFO_WIDTH-1):0] data_in;
bit rst_n, wr_en, rd_en;
logic [(FIFO_WIDTH-1):0] data_out;
logic wr_ack, overflow;
bit full, empty, almostfull, almostempty;
logic underflow;

localparam max_fifo_addr = $clog2(FIFO_DEPTH);
logic [max_fifo_addr-1:0] wr_ptr, rd_ptr;
logic [max_fifo_addr:0] count;

modport FIFO_DUT_MODE (input clk,data_in, wr_en, rd_en, rst_n,output full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out,count,wr_ptr,rd_ptr);
endinterface
```

## → FIFO Configuration Object:

```
package fifo_config_pack;
import uvm_pkg::*;
  `include "uvm_macros.svh"
  class fifo_config extends uvm_object;
  `uvm_object_utils(fifo_config)
  virtual FIFO_INTERF fifo_vinterf;
  function new(string name = "fifo_config");
  super.new(name);
  endfunction
  endclass
  endpackage
```

#### → Environment Class Code:

```
fifo coverage fifo coverage obj;
function void build phase(uvm phase phase);
fifo agent obj=fifo agent::type id::create("fifo agent obj",this);
fifo scoreboard obj=fifo scoreboard::type id::create("fifo scoreboard obj",th
```

## → Sequence Item Code:

```
import fifo pack::*;
           int RD EN ON DIST;
           int WR EN ON DIST;
                       data in rand, data out, count,
                       wr ack transc, full transc, empty transc,
function string convert2string stim();
                       data in rand, data out, count,
```

```
bitfull_transc,empty_transc,almostfull_transc,almostempty_transc,wr_ac
k_transc, overflow_transc,underflow_transc;

rand logic [FIFO_WIDTH-1:0] data_in_rand;
logic [FIFO_WIDTH-1:0] data_out;

rand bit rst_n_rand,wr_en_rand,rd_en_rand;
bit clock_transc;
logic [3:0] count;

constraint rst_constraint {rst_n_rand dist{1'b0:=10,1'b1:=90};}
constraint write_constraint {wr_en_rand dist{1'b0:=(100-WR_EN_ON_DIST),1'b1:=WR_EN_ON_DIST);}
constraint read_constraint {rd_en_rand dist{1'b0:=(100-RD_EN_ON_DIST),1'b1:=RD_EN_ON_DIST);}
constraint data_in_constraint {data_in_rand inside {[0:16'hFFFF]};}
endclass : fifo_sequence_item
endpackage : fifo sequence item pack
```

## → Sequencer Code:

```
package fifo_sequencer_pack;
    import uvm_pkg::*;
include "uvm_macros.svh"
import fifo_sequence_item_pack::*;

    class fifo_sequencer extends uvm_sequencer
# (fifo_sequence_item);
    uvm_component_utils(fifo_sequencer)

function new(string name ="fifo_sequencer",uvm_component parent =null);
    super.new(name,parent);
endfunction
    endclass : fifo_sequencer
endpackage : fifo_sequencer_pack
```

## → FIFO\_1 Sequence Code:

```
package fifo 1 sequence pack;
```

## → FIFO\_2 Sequence Code:

```
package fifo 2 sequence pack;
```

## → FIFO\_3\_and\_4 Sequence Code:

```
package fifo 3 and 4 sequence_pack;
```

## → FIFO\_5 Sequence Code:

```
package fifo 5 sequence pack;
```

## → FIFO\_6 Sequence Code:

```
package fifo 6 sequence pack;
```

## → FIFO Agent Code:

```
fifo monitor fifo monitor obj;
fifo config fifo config obj;
endpackage : fifo agent pack
```

#### → FIFO Driver Code:

```
virtual FIFO INTERF fifo vinterf;
endpackage : fifo driver pack
```

#### → FIFO Monitor Code:

```
fifo sequence item obj.rst n rand = fifo vinterf.rst n;
fifo sequence item obj.wr ack transc = fifo vinterf.wr ack;
fifo sequence item obj.full transc = fifo vinterf.full;
fifo sequence item obj.almostfull transc = fifo vinterf.almostfull;
fifo sequence item obj.overflow transc = fifo vinterf.overflow;
endpackage : fifo monitor pack
```

#### → FIFO Scoreboard Code:

```
logic [FIFO WIDTH-1:0] fifo queue[$];
bit wr en ref, rd en ref, rst n ref, full ref, empty ref;
static int count ref=0;
scoreboard fifo=new("scoreboard fifo",this);
```

```
fifo queue.delete();
else data out ref=ref item.data out;
if (count ref == FIFO DEPTH) ref item.full transc=1;
```

## → FIFO Coverage Collector Code:


```
bins rd full low= binsof(cv rd) intersect {1} && binsof(cv full) intersect
bins wr almostfull high= binsof(cv wr) intersect {1} && binsof(cv almostfull)
bins rd almostfull high= binsof(cv rd) intersect {1} && binsof(cv almostfull)
binsof(cv almostempty) intersect {1};
bins wr almostfull low= binsof(cv wr) intersect {1} && binsof(cv almostfull)
binsof(cv almostempty) intersect {0};
bins rd almostfull low= binsof(cv rd) intersect {1} && binsof(cv almostfull)
```

```
bins wr unf high= binsof(cv wr) intersect {1} && binsof(cv un) intersect {1};
bins rd ovf high= binsof(cv rd) intersect {1} && binsof(cv ov) intersect {1};
function new (string name="fifo coverage", uvm component parent = null);
function void build phase(uvm phase phase);
```

#### → Do File:

```
FIFO files.list
     run.do
File
      Edit
             View
vlib work
vlog -f FIFO_files.list +cover -covercells
vsim -voptargs=+acc work.FIFO TOP -cover
add wave -position insertpoint \
sim:/FIFO TOP/fifo interf/clk \
sim:/FIFO_TOP/fifo_interf/rst_n \
sim:/FIFO_TOP/fifo_interf/wr_ack \
sim:/FIFO_TOP/fifo_interf/overflow \
sim:/FIFO TOP/fifo interf/underflow \
sim:/FIFO_TOP/fifo_interf/full \
sim:/FIFO_TOP/fifo_interf/empty \
sim:/FIFO_TOP/fifo_interf/almostfull \
sim:/FIFO_TOP/fifo_interf/almostempty \
sim:/FIFO_TOP/fifo_interf/wr_en \
sim:/FIFO TOP/fifo interf/rd en \
sim:/FIFO_TOP/fifo_interf/data_in \
sim:/FIFO_TOP/fifo_interf/data_out
coverage save FIFO.ucdb -onexit -du work.FIFO
run -all
```

## → FIFO files list file:



#### → FIFO Verification Plan:

Label	Description	Stimulus Generation	Functional Coverage (Later)	Functionality Check
FIFO_1	When the reset is asserted,all the internal signal registers should be low	Directed at the start of the simulation,randomized with constrain that the rst_n is low	-	Concurrent assertion to check the reseting of all the internal registers and internal signals
FIFO_2	When the wr_en & rd_en are asserted immediately after the reset, the writing should be done as the meory is empty	Randomized with constrain that the wr_en & rd_en are high & the data_in in range [0:FFFFh]	Cover the wr_en & rd_en with the empty flag and cover the rd_en with the underflow register	Concurrent assertion to check the empty flag & the underflow register & the almostempty flag
FIFO_3	When the wr_en is asserted 10 times , the writing should be done till filling the memory	that the wr_en is high &	Cover the wr_en with the full flag & the overflow register &the wr_ack register	Concurrent assertion to check the full flag & the overflow register & the almostfull flag & the wr_ack register
FIFO_4	After the wr_en is asserted 8 times , the rd_en & wr_en are asserted while the memory is full,the reading should be done	Randomized with constrain that the wr_en & rd_en are high & the data_in in range [0:FFFFh]	Cover the rd_en with the full flag & the overflow register	Concurrent assertion to check the full flag & the overflow register & the wr_ack register
FIFO_5	When the rd_en is asserted 10 times , the reading should be done till the memory is empty	Randomized with constrain that the wr_en is low & rd_en is high	Cover the rd_en with the full flag & the overflow register & the empty flag & the underflow register	Concurrent assertion to check the empty flag & the underflow register & the almostempty flag
FIFO_6	Randomizatoin of the internal signals to cover all cases of writing & reading	Randomized with constrain that the wr_en to be low 30% & high 70% & rd_en to be low 70% & high 30% & the data_in in range [0:FFFFh]	with all the cases of the internal	Concurrent assertion to check all the flags & all the internal registers


## → Code Coverage :

## 1- Statements Coverage:

```
Statements - by instance (/FIFO_TOP/fifo_dut)
FIFO.sv
           11 assign data in=fifo interf.data in;
   12 assign clk=fifo_interf.clk;
           13 assign rst_n=fifo_interf.rst_n;
           14 assign wr_en=fifo_interf.wr_en;
           15 assign rd en=fifo interf.rd en;
           38 always @(posedge clk or negedge rst_n) begin//always block of the writing
           40 wr ptr <= 0;
            41 rd ptr <= 0;
           42 count<=0;
            43 underflow<=0;
           44 overflow<=0:
           45 wr ack<=0;
            49 mem[wr ptr] <= data in;
            50 wr_ack <= 1;
           51 wr_ptr <= wr_ptr + 1;
           55 wr_ack <= 0;
           58 overflow <= 1;
            63 overflow <= 0:
            72 always @(posedge clk or negedge rst_n) begin//always block of the reading
            74 wr ptr <= 0:
            75 rd ptr <= 0;
            76 count<=0:
            77 underflow<=0:
            78 overflow<=0;
           79 wr ack<=0:
           82 data_out <= mem[rd_ptr];</pre>
           83 rd_ptr <= rd_ptr + 1;
           87 underflow <= 1:
           91 underflow <= 0:
           99 always @(posedge clk or negedge rst_n) begin//always block of the counting
           101 wr ptr <= 0;
           102 rd_ptr <= 0;
           103 count <= 0;
           104 underflow<=0:
          105 overflow<=0:
           106 wr_ack<=0;
            79 wr_ack<=0;
            82 data_out <= mem[rd_ptr];
            83 rd_ptr <= rd_ptr + 1;
             87 underflow <= 1;
             91 underflow <= 0;
            99 always @(posedge clk or negedge rst_n) begin//always block of the counting
           102 rd ptr <= 0;
           103 count <= 0;
            104 underflow<=0;
           105 overflow<=0;
           106 wr_ack<=0;
            110 count <= count + 1;
           112 count <= count - 1;
            119 assign full = (count == FIFO_DEPTH)? 1 : 0;
            120 assign empty = (count == 0)? 1 : 0;
           121 assign almostfull = (count == (FIFO_DEPTH-1))? 1 : 0; //should be equal to 7 not 6
           122 assign almostempty = (count == 1)? 1 : 0;
```

## 2- Toggles Coverage:


Toggles - by instance (/FIFO\_TOP/fifo\_dut)




## 3- Branches Coverage:

```
Branches - by instance (/FIFO_TOP/fifo_dut)
■ FIFO.sv
           39 if (!rst_n) begin //// reseting all the registers ////
            47 else if ((wr_en && (count < FIFO_DEPTH)) || (rd_en && (count == 0) && wr_en)) begin
            54 else begin
           57 if (full & wr_en)begin
            62 else begin
            73 if (!rst_n) begin //// reseting all the registers ////
            81 else if ((rd_en && (count > 0) &&(!wr_en)) || (rd_en && (count == FIFO_DEPTH) &&wr_en)) begin
            86 if (empty & rd_en)begin
            90 else begin
           100 if (!rst_n) begin //// reseting all the registers ////
           109 if ((wr_en && (count < FIFO_DEPTH)) || (rd_en && (count == 0) && wr_en))//including the condition when read and write are high and the memory is empty
           111 else if ((rd_en ss (count > 0) ss(!wr_en))|| (rd_en ss (count ==FIFO_DEPTH)sswr_en))//including the condition when read and write are high and the memory is full
           119 assign full = (count == FIFO_DEPTH)? 1 : 0;
           120 assign empty = (count == 0)? 1 : 0;
           121 assign almostfull = (count == (FIFO_DEPTH-1))? 1 : 0; //should be equal to 7 not 6
           122 assign almostempty = (count == 1)? 1:0;
```

## → Functional Coverage:



## → Assertions Coverage :



# → Assertions:

lame	Assertion Type	□ Language	Enable	Failure Count	Pass Count	Active Count
/uvm_pkg::uvm_reg_map::do_read/#ublk#215181159#1771/immed1775	Immediate	SVA	on	0	0	
▲ /fifo_6_sequence_pack::FIFO_6_sequence::body/#ublk#265023867#18/immed21	Immediate	SVA	on	0	1	-
/fifo_5_sequence_pack::FIFO_5_sequence::body/#ublk#265023611#19/immed22	Immediate	SVA	on	0	1	
/fifo_3_and_4_sequence_pack::FIFO_3_and_4_sequence::body/#anonblk#168024619#19#4#/#ubl	Immediate	SVA	on	0	1	-
/fifo_3_and_4_sequence_pack::FIFO_3_and_4_sequence::body/#anonblk#168024619#19#4#/#ubl	Immediate	SVA	on	0	1	
▲ /fifo_2_sequence_pack::FIFO_2_sequence::body/immed22	Immediate	SVA	on	0	1	-
/fifo_1_sequence_pack::FIFO_1_sequence::body/immed23	Immediate	SVA	on	0	1	
/uvm_pkg::uvm_reg_map::do_write/#ublk#215181159#1731/immed1735	Immediate	SVA	on	0	0	-
/FIFO_TOP/fifo_dut/fifo_sva_inst/assert_reset_regs_property	Concurrent	SVA	on	0	1	
▲ /FIFO_TOP/fifo_dut/fifo_sva_inst/assertreset_flags_property	Concurrent	SVA	on	0	1	-
▲ /FIFO_TOP/fifo_dut/fifo_sva_inst/assertfull_property	Concurrent	SVA	on	0	1	-
▲ /FIFO_TOP/fifo_dut/fifo_sva_inst/assert_empty_property	Concurrent	SVA	on	0	1	-
▲ /FIFO_TOP/fifo_dut/fifo_sva_inst/assertalmostfull_property	Concurrent	SVA	on	0	1	
▲ /FIFO_TOP/fifo_dut/fifo_sva_inst/assert_almostempty_property	Concurrent	SVA	on	0	1	-
▲ /FIFO_TOP/fifo_dut/fifo_sva_inst/assert_ov_property	Concurrent	SVA	on	0	1	
▲ /FIFO_TOP/fifo_dut/fifo_sva_inst/assertun_property	Concurrent	SVA	on	0	1	-
▲ /FIFO_TOP/fifo_dut/fifo_sva_inst/assertwr_ack_property	Concurrent	SVA	on	0	1	

# → Assertions Table :

Feature	Assertions				
Whenever the rst_n is asserted,The internal flags	@(posedge clk) disable iff(rst_n) (rst_n == 0)  => (full == 0 &&				
(full,empty,almostfull,almostempty) always be 0	empty== 1 && almostfull== 0 && almostempty== 0 );				
Whenever the rst_n is asserted,The internal	@(posedge clk) disable iff(rst_n) (rst_n == 0)  => (overflow == 0				
registers(overflow,underflow,wr_ack,wr_ptr,rd_ptr,count)	&& underflow== 0 && wr_ack== 0 && wr_ptr== 0 && rd_ptr== 0				
always be 0	&& count== 0);				
Whenever the count equals the FIFO_DEPTH,	@(posedge clk) disable iff(!rst_n) (count == FIFO_DEPTH)  ->				
The full flag should be 1	(full == 1);				
Whenever the count equals 0,	@(posedge clk) (count== 0)  -> (empty== 1);				
The empty flag should be 1					
Whenever the count equals (FIFO_DEPTH-1),	@(posedge clk) disable iff(!rst_n)(count == FIFO_DEPTH-1)  ->				
The almostfull flag should be 1	(almostfull== 1);				
Whenever the count equals 1,	@(posedge clk) disable iff(!rst_n)(count == 1)  ->				
The almostempty flag should be 1	(almostempty== 1);				
Whenever the count equals FIFO_DEPTH && the wr_en	@(posedge clk) disable iff(!rst_n)(count == FIFO_DEPTH				
equals 1, The overflow flag should be 1	&&(wr_en == 1))  => (overflow== 1);				
Whenever the count equals 0 && the rd_en equals 1, The	@(posedge clk) disable iff(!rst_n)(count== 0 &&(rd_en == 1))  =>				
underflow flag should be 1	(underflow== 1);				
Whenever the wr_en equals 1 & (count < FIFO_DEPTH)	@(posedge clk) disable iff(!rst_n) ((wr_en && (count <				
Or wr_en & rd_en are 1 & the memory is empty	FIFO_DEPTH))    (rd_en && (count == 0) && wr_en))  =>				
	(wr_ack== 1);				

## → Coverage Report:

Coverage Report by instance with details \_\_\_\_\_\_ === Instance: /\FIFO\_TOP#fifo\_dut /fifo\_sva\_inst === Design Unit: work.fifo\_sva \_\_\_\_\_\_ Assertion Coverage: Assertions 9 9 0 100.00% Name File(Line) Failure Pass Count Count /\FIFO\_TOP#fifo\_dut /fifo\_sva\_inst/assert\_\_wr\_ack\_property FIFO\_SVA.sv(102) 0 1 /\FIFO\_TOP#fifo\_dut /fifo\_sva\_inst/assert\_\_un\_property FIFO\_SVA.sv(100) /\FIFO\_TOP#fifo\_dut /fifo\_sva\_inst/assert\_\_ov\_property FIFO\_SVA.sv(99) /\FIFO\_TOP#fifo\_dut /fifo\_sva\_inst/assert\_\_almostempty\_property FIFO\_SVA.sv(97) 0 /\FIFO\_TOP#fifo\_dut /fifo\_sva\_inst/assert\_\_almostfull\_property FIFO\_SVA.sv(96) /\FIFO\_TOP#fifo\_dut /fifo\_sva\_inst/assert\_\_empty\_property FIFO\_SVA.sv(94) /\FIFO\_TOP#fifo\_dut /fifo\_sva\_inst/assert\_\_full\_property FIFO\_SVA.sv(93) /\FIFO\_TOP#fifo\_dut /fifo\_sva\_inst/assert\_\_reset\_flags\_property FIFO\_SVA.sv(91) 0 /\FIFO\_TOP#fifo\_dut /fifo\_sva\_inst/assert\_\_reset\_regs\_property FIFO\_SVA.sv(90) 0

Directive Coverage:

Directives 9 9 0 100.00%

**DIRECTIVE COVERAGE:** 

------

Name Design Design Lang File(Line) Hits Status

Unit UnitType

\_\_\_\_\_

/\FIFO\_TOP#fifo\_dut /fifo\_sva\_inst/cover\_\_wr\_ack\_property

fifo\_sva Verilog SVA FIFO\_SVA.sv(102) 456 Covered

/\FIFO\_TOP#fifo\_dut /fifo\_sva\_inst/cover\_\_un\_property

fifo\_sva Verilog SVA FIFO\_SVA.sv(100) 41 Covered

/\FIFO\_TOP#fifo\_dut /fifo\_sva\_inst/cover\_\_ov\_property

fifo\_sva Verilog SVA FIFO\_SVA.sv(99) 121 Covered

 $\verb|\FIFO_TOP#fifo_dut|| fifo_sva_inst/cover\_almostempty_property|\\$ 

fifo\_sva Verilog SVA FIFO\_SVA.sv(97) 111 Covered

/\FIFO\_TOP#fifo\_dut /fifo\_sva\_inst/cover\_\_almostfull\_property

fifo\_sva Verilog SVA FIFO\_SVA.sv(96) 129 Covered

/\FIFO\_TOP#fifo\_dut /fifo\_sva\_inst/cover\_\_empty\_property

fifo\_sva Verilog SVA FIFO\_SVA.sv(94) 219 Covered

/\FIFO\_TOP#fifo\_dut /fifo\_sva\_inst/cover\_\_full\_property

fifo\_sva Verilog SVA FIFO\_SVA.sv(93) 197 Covered

/\FIFO\_TOP#fifo\_dut /fifo\_sva\_inst/cover\_\_reset\_flags\_property

fifo\_sva Verilog SVA FIFO\_SVA.sv(91) 9 Covered

/\FIFO\_TOP#fifo\_dut /fifo\_sva\_inst/cover\_\_reset\_regs\_property

fifo\_sva Verilog SVA FIFO\_SVA.sv(90) 9 Covered

Statement Coverage:

Enabled Coverage Bins Hits Misses Coverage

16 16 0 100.00%

Statements

Statement Coverage for instance /\FIFO\_TOP#fifo\_dut /fifo\_sva\_inst --

Line	Item	Count Source			
 File FIF	O_SVA.sv	<del></del>			
3		module fifo_sva (FIFO_INTERF.FIFO_DUT_MODE fifo_interface);			
4		import fifo_pack::*;			
5		bit clk;			
6					
7		logic [(FIFO_WIDTH-1):0] data_in;			
8		bit rst_n, wr_en, rd_en;			
9		logic [(FIFO_WIDTH-1):0] data_out;			
10		logic wr_ack, overflow;			
11		bit full, empty, almostfull, almostempty;			
12		logic underflow;			
13					
14					
15		localparam max_fifo_addr = \$clog2(FIFO_DEPTH);			
16		logic [max_fifo_addr-1:0] wr_ptr, rd_ptr;			
17		logic [max_fifo_addr:0] count;			
18					
19	1	2046 assign clk=fifo_interface.clk;			
20	1	168 assign rst_n=fifo_interface.rst_n;			
21					
22	1	1023 assign data_in=fifo_interface.data_in;			
23	1	132 assign data_out=fifo_interface.data_out;			
24					
25	1	444 assign wr_en=fifo_interface.wr_en;			
26	1	479 assign wr_ack=fifo_interface.wr_ack;			
27	1	432 assign rd_en=fifo_interface.rd_en;			
28					
29	1	122 assign overflow=fifo_interface.overflow;			
30	1	82 assign underflow=fifo_interface.underflow;			
31					
32	1	167 assign full=fifo_interface.full;			
33	1	185 assign empty=fifo_interface.empty;			
34					
35	1	213 assign almostfull=fifo_interface.almostfull;			
36	1	205 assign almostempty=fifo_interface.almostempty;			
37					

```
38 1 712 assign count=fifo_interface.count;
39
40 1 576 assign wr_ptr=fifo_interface.wr_ptr;
41 1 181 assign rd_ptr=fifo_interface.rd_ptr;
```

### Toggle Coverage:

```
Enabled Coverage
Bins Hits Misses Coverage
----
Toggles 106 106 0 100.00%
```

Toggle Coverage for instance /\FIFO\_TOP#fifo\_dut /fifo\_sva\_inst --

Node	1H->0	)L	0L-	>1H	"Coverage
almostemp	ty	1		1 1	00.00
almostfull	1		1	100	.00
clk	1	1	10	0.00	
count[3-0]	1		1	100	0.00
data_in[15-0	]	1	1	10	00.00
data_out[15-	0]	1		1 1	00.00
empty	1	1		100.0	00
full	1	1	100	0.00	
overflow	1		1	100.	.00
rd_en	1	1	1	00.0	0
rd_ptr[2-0]	1		1	100	.00
rst_n	1	1	1	00.00	)
underflow	1		1	100	0.00
wr_ack	1	1		100.	00
wr_en	1	1	•	100.0	00
wr_ptr[2-0]	1		1	100	0.00

Total Node Count = 53
Toggled Node Count = 53
Untoggled Node Count = 0

Toggle Coverage = 100.00% (106 of 106 bins)

=== Instance: /\FIFO\_TOP#fifo\_dut === Design Unit: work.FIFO \_\_\_\_\_\_ Branch Coverage: Enabled Coverage Bins Hits Misses Coverage \_\_\_\_\_ Branches 23 23 0 100.00% Branch Coverage for instance /\FIFO\_TOP#fifo\_dut Line Item Count Source File FIFO.sv -----IF Branch-----39 1105 Count coming in to IF 39 176 if (!rst\_n) begin ///// reseting all the registers ///// 47 502 else if ((wr\_en && (count < FIFO\_DEPTH)) || (rd\_en && (count == 0) && wr\_en)) begin 54 427 else begin Branch totals: 3 hits of 3 branches = 100.00% -----IF Branch------427 Count coming in to IF 57 57 130 if (full & wr\_en)begin 1 297 62 else begin Branch totals: 2 hits of 2 branches = 100.00% -----IF Branch------73 1081 Count coming in to IF 73 173 if (!rst\_n) begin //// reseting all the registers //// 131 else if ((rd\_en && (count > 0) &&(!wr\_en)) || (rd\_en && (count == FIFO\_DEPTH) &&wr\_en)) 81 begin 85 777 else begin Branch totals: 3 hits of 3 branches = 100.00% ------IF Branch------86 777 Count coming in to IF 86 44 if (empty & rd\_en)begin 733 else begin Branch totals: 2 hits of 2 branches = 100.00%

```
-----IF Branch-----
 100
                   1081 Count coming in to IF
 100
                    173 if (!rst_n) begin ///// reseting all the registers /////
 108
         1
                    908 else begin
Branch totals: 2 hits of 2 branches = 100.00%
            -----IF Branch-----
 109
                   908 Count coming in to IF
 109
                    502
                               if
                                     ((wr_en && (count < FIFO_DEPTH)) || (rd_en && (count == 0) &&
wr_en))//including the condition when read and write are high and the memory is empty
                    131
                              else if ((rd_en && (count > 0) &&(!wr_en))|| (rd_en && (count
==FIFO_DEPTH)&&wr_en))//including the condition when read and write are high and the memory is full
                 275 All False Count
Branch totals: 3 hits of 3 branches = 100.00%
 -----IF Branch-----
 119
                   711 Count coming in to IF
 119
                    83 assign full = (count == FIFO_DEPTH)? 1:0;
                    628 assign full = (count == FIFO_DEPTH)? 1:0;
 119
Branch totals: 2 hits of 2 branches = 100.00%
-----IF Branch------
 120
                   711 Count coming in to IF
 120
                    92 assign empty = (count == 0)? 1:0;
 120
                    619 assign empty = (count == 0)? 1:0;
Branch totals: 2 hits of 2 branches = 100.00%
-----IF Branch------
                   711 Count coming in to IF
 121
 121
                    106 assign almostfull = (count == (FIFO_DEPTH-1))? 1:0; //should be equal to 7 not 6
                    605 assign almostfull = (count == (FIFO_DEPTH-1))? 1:0; //should be equal to 7 not 6
 121
Branch totals: 2 hits of 2 branches = 100.00%
  ------IF Branch------
 122
                   711 Count coming in to IF
 122
                    102 assign almostempty = (count == 1)? 1:0;
         1
         2
                    609 assign almostempty = (count == 1)? 1:0;
 122
Branch totals: 2 hits of 2 branches = 100.00%
```

```
Condition Coverage:
 Enabled Coverage
                      Bins Covered Misses Coverage
                   10 10 0 100.00%
 Conditions
Condition Coverage for instance /\FIFO_TOP#fifo_dut --
File FIFO.sv
-----Focused Condition View (Bimodal)-----
Line 81 Item 1 (((rd_en && (count > 0)) && ~wr_en) || ((rd_en && (count == 8)) && wr_en))
Condition totals: 4 of 4 input terms covered = 100.00%
  Input Term Covered Reason for no coverage
                                              Hint
    rd en Y
 (count > 0) Y
    wr en
 (count == 8) Y
 Rows: Hits(->0) Hits(->1) FEC Target
                                      Non-masking condition(s)
Row 1:
          1
                0 rd_en_0
Row 2:
          0
                1 rd_en_1
                              (~wr_en && (count > 0)), (wr_en && (count == 8))
Row 3: 1
                0 (count > 0)_0 (\sim((rd_en && (count == 8)) && wr_en) && rd_en)
Row 4:
          0
                1 (count > 0)_1
                                (~wr_en && rd_en)
Row 5:
                1 wr_en_0
                               (rd_en && (count > 0)), (~((rd_en && (count > 0)) && ~wr_en) && (rd_en && (count = 0))
           0
8)))
Row 6:
                1 wr_en_1
                               (~((rd_en && (count == 8)) && wr_en) && (rd_en && (count > 0))), (rd_en && (count
8))
Row 7:
                0 (count == 8)_0
                                 (~((rd_en && (count > 0)) && ~wr_en) && rd_en)
           1
Row 8:
                1 (count == 8)_1
                                 (wr_en && rd_en)
-----Focused Condition View------
    86 Item 1 (empty & rd_en)
Line
Condition totals: 2 of 2 input terms covered = 100.00%
Input Term Covered Reason for no coverage Hint
  empty
           Υ
          Υ
  rd_en
 Rows: Hits FEC Target Non-masking condition(s)
```

```
Row 1:
         1 empty_0
                       rd en
Row 2:
         1 empty_1
                       rd_en
Row 3:
         1 rd_en_0
                      empty
Row 4:
         1 rd_en_1
                      empty
-----Focused Condition View------
Line 119 Item 1 (count == 8)
Condition totals: 1 of 1 input term covered = 100.00%
 Input Term Covered Reason for no coverage Hint
 ------
(count == 8) Y
 Rows: Hits FEC Target Non-masking condition(s)
Row 1:
         1 (count == 8)_0 -
Row 2: 1 (count == 8)_1 -
-----Focused Condition View------
     120 Item 1 (count == 0)
Condition totals: 1 of 1 input term covered = 100.00%
 Input Term Covered Reason for no coverage Hint
------
(count == 0) Y
 Rows: Hits FEC Target Non-masking condition(s)
------
Row 1:
         1 (count == 0) 0
Row 2:
         1 (count == 0)_1
-----Focused Condition View------
     121 Item 1 (count == (8 - 1))
Condition totals: 1 of 1 input term covered = 100.00%
   Input Term Covered Reason for no coverage Hint
(count == (8 - 1)) Y
 Rows: Hits FEC Target Non-masking condition(s)
_______
Row 1: 1 (count == (8 - 1))_0 -
Row 2: 1 (count == (8 - 1))_1 -
-----Focused Condition View------
     122 Item 1 (count == 1)
Condition totals: 1 of 1 input term covered = 100.00%
```

Input Term Covered Reason for no coverage Hint

(count == 1) Y

Rows: Hits FEC Target Non-masking condition(s)

------

Row 1: 1 (count == 1)\_0 -Row 2: 1 (count == 1)\_1 -

Statement Coverage:

Enabled Coverage Bins Hits Misses Coverage

-----

Statements 42 42 0 100.00%

Statement Coverage for instance /\FIFO\_TOP#fifo\_dut --

Line	Item	Count Source			
		<del></del>			
File FIF	O.sv				
4		module FIFO(FIFO_INTERF.FIFO_DUT_MODE fifo_interf);			
5					
6		logic [(FIFO_WIDTH-1):0]data_in;			
7		logic wr_ack,overflow,underflow;			
8		logic [(FIFO_WIDTH-1):0]data_out;			
9		bit clk,rst_n,wr_en,rd_en,full,empty,almostfull,almostempty;			
10					
11	1	1023 assign data_in=fifo_interf.data_in;			
12	1	2046 assign clk=fifo_interf.clk;			
13	1	168 assign rst_n=fifo_interf.rst_n;			
14	1	444 assign wr_en=fifo_interf.wr_en;			
15	1	432 assign rd_en=fifo_interf.rd_en;			
16					
17		assign fifo_interf.wr_ack=wr_ack;			
18		assign fifo_interf.overflow=overflow;			
19		assign fifo_interf.full=full;			
20		assign fifo_interf.empty=empty;			
21		assign fifo_interf.almostfull=almostfull;			
22		assign fifo_interf.almostempty=almostempty;			

```
23
                       assign fifo_interf.underflow=underflow;
24
                       assign fifo_interf.data_out=data_out;
25
26
27
                      localparam max_fifo_addr = $clog2(FIFO_DEPTH);
28
                      logic [max_fifo_addr-1:0] wr_ptr, rd_ptr;
29
                      logic [max_fifo_addr:0] count;
30
31
                      assign fifo_interf.wr_ptr=wr_ptr;
32
                      assign fifo_interf.rd_ptr=rd_ptr;
33
                      assign fifo_interf.count=count;
34
35
                      logic [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
36
                      37
                   1105
                          always @(posedge clk or negedge rst_n) begin//always block of the writing
38
        1
39
                          if (!rst_n) begin //// reseting all the registers ////
40
        1
                   176
                                 wr_ptr <= 0;
41
        1
                    176
                                 rd_ptr <= 0;
42
        1
                   176
                                 count<=0;
43
        1
                    176
                                 underflow<=0;
44
        1
                    176
                                 overflow<=0;
45
                    176
                                 wr_ack<=0;
46
                          end
47
                          else if ((wr_en && (count < FIFO_DEPTH)) || (rd_en && (count == 0) && wr_en)) begin
48
49
        1
                   502
                                 mem[wr_ptr] <= data_in;
                   502
50
        1
                                 wr_ack <= 1;
51
        1
                   502
                                 wr_ptr <= wr_ptr + 1;
52
53
                          end
54
                          else begin
55
        1
                   427
                                 wr_ack <= 0;
56
57
                                 if (full & wr_en)begin
58
        1
                    130
                                        overflow <= 1;
59
60
                                 end
61
62
                                 else begin
                   297
63
        1
                                        overflow <= 0;
64
65
                                 end
66
67
                          end
68
                      end
69
70
```

```
71
 72
          1
                      1081
                             always @(posedge clk or negedge rst_n) begin//always block of the reading
 73
                             if (!rst_n) begin //// reseting all the registers ////
 74
          1
                      173
                                    wr_ptr \le 0;
 75
          1
                      173
                                    rd_ptr <= 0;
 76
          1
                      173
                                    count<=0;
 77
                      173
          1
                                    underflow<=0;
 78
                       173
          1
                                    overflow<=0;
 79
          1
                       173
                                    wr_ack<=0;
 80
                             end
 81
                             else if ((rd_en && (count > 0) &&(!wr_en)) || (rd_en && (count == FIFO_DEPTH) &&wr_en))
begin
 82
          1
                      131
                                    data_out <= mem[rd_ptr];
 83
          1
                       131
                                    rd_ptr <= rd_ptr + 1;
 84
                             end
 85
                             else begin
 86
                                    if (empty & rd_en)begin
 87
          1
                       44
                                            underflow <= 1;
 88
                                    end
 89
 90
                                    else begin
 91
          1
                      733
                                            underflow <= 0;
 92
                                    end
 93
 94
                             end
 95
                         end
 96
 97
                         98
 99
          1
                      1081
                             always @(posedge clk or negedge rst_n) begin//always block of the counting
 100
                             if (!rst_n) begin //// reseting all the registers ////
 101
           1
                       173
                                    wr_ptr \le 0;
 102
           1
                       173
                                    rd_ptr <= 0;
                       173
 103
                                    count<=0;
 104
           1
                       173
                                    underflow<=0;
 105
           1
                       173
                                    overflow<=0;
 106
                       173
                                    wr_ack<=0;
 107
                             end
 108
                             else begin
 109
                                    if
                                            ((wr_en && (count < FIFO_DEPTH)) || (rd_en && (count == 0) &&
wr_en))//including the condition when read and write are high and the memory is empty
 110
           1
                       502
                                            count <= count + 1;
 111
                                    else if ((rd_en && (count > 0) &&(!wr_en))|| (rd_en && (count
==FIFO_DEPTH)&&wr_en))//including the condition when read and write are high and the memory is full
 112
                       131
                                            count <= count - 1;
 113
                             end
 114
                          end
 115
```

```
116
117
118
119
       1
                  712 assign full = (count == FIFO_DEPTH)? 1:0;
                  712 assign empty = (count == 0)? 1:0;
120
       1
121
       1
                  712 assign almostfull = (count == (FIFO_DEPTH-1))? 1:0; //should be equal to 7 not 6
122
                  712 assign almostempty = (count == 1)? 1:0;
       1
```

#### Toggle Coverage:

```
Enabled Coverage
Bins Hits Misses Coverage
-----
Toggles 106 106 0 100.00%
```

Toggle Coverage for instance /\FIFO\_TOP#fifo\_dut --

```
Node 1H->0L 0L->1H "Coverage"
   -----
 almostempty 1 1 100.00
 almostfull
           1 1 100.00
   clk
       1 1 100.00
 count[3-0] 1 1 100.00
data_in[15-0] 1
               1 100.00
data_out[15-0]
                1 100.00
        1 1 100.00
  empty
   full
        1
            1 100.00
 overflow
         1
              1 100.00
              1 100.00
  rd_en
         1
rd_ptr[2-0]
              1 100.00
          1
            1 100.00
  rst_n
         1
 underflow 1
              1 100.00
  wr_ack
          1
              1 100.00
             1 100.00
  wr_en
         1
wr_ptr[2-0] 1 1 100.00
```

Total Node Count = 53 Toggled Node Count = 53 Untoggled Node Count = 0

Toggle Coverage = 100.00% (106 of 106 bins)

#### **DIRECTIVE COVERAGE:**

-----

Name Design Design Lang File(Line) Hits Status

Unit UnitType

-----

/\FIFO\_TOP#fifo\_dut /fifo\_sva\_inst/cover\_\_wr\_ack\_property fifo\_sva Verilog SVA FIFO\_SVA.sv(102) 456 Covered

/\FIFO\_TOP#fifo\_dut /fifo\_sva\_inst/cover\_\_un\_property fifo\_sva Verilog SVA FIFO\_SVA.sv(100) 41 Covered

\\FIFO\_TOP#fifo\_dut /fifo\_sva\_inst/cover\_ov\_property

fifo\_sva Verilog SVA FIFO\_SVA.sv(99) 121 Covered

/\FIFO\_TOP#fifo\_dut /fifo\_sva\_inst/cover\_\_almostempty\_property fifo\_sva Verilog SVA FIFO\_SVA.sv(97) 111 Covered

/\FIFO\_TOP#fifo\_dut /fifo\_sva\_inst/cover\_\_almostfull\_property fifo\_sva Verilog SVA FIFO\_SVA.sv(96) 129 Covered

/\FIFO\_TOP#fifo\_dut /fifo\_sva\_inst/cover\_\_empty\_property fifo\_sva Verilog SVA FIFO\_SVA.sv(94) 219 Covered

/\FIFO\_TOP#fifo\_dut /fifo\_sva\_inst/cover\_\_full\_property

fifo\_sva Verilog SVA FIFO\_SVA.sv(93) 197 Covered

/\FIFO\_TOP#fifo\_dut /fifo\_sva\_inst/cover\_\_reset\_flags\_property fifo\_sva Verilog SVA FIFO\_SVA.sv(91) 9 Covered

/\FIFO\_TOP#fifo\_dut /fifo\_sva\_inst/cover\_\_reset\_regs\_property fifo\_sva Verilog SVA FIFO\_SVA.sv(90) 9 Covered

TOTAL DIRECTIVE COVERAGE: 100.00% COVERS: 9

#### **ASSERTION RESULTS:**

-----

Name File(Line) Failure Pass
Count Count

\_\_\_\_\_

/\FIFO\_TOP#fifo\_dut /fifo\_sva\_inst/assert\_\_wr\_ack\_property

FIFO\_SVA.sv(102) 0 1

/\FIFO\_TOP#fifo\_dut /fifo\_sva\_inst/assert\_\_un\_property

FIFO\_SVA.sv(100) 0 1

/\FIFO\_TOP#fifo\_dut /fifo\_sva\_inst/assert\_\_ov\_property

FIFO\_SVA.sv(99) 0

/\FIFO\_TOP#fifo\_dut /fifo\_sva\_inst/assert\_\_almostempty\_property

FIFO\_SVA.sv(97) 0

/\FIFO\_TOP#fifo\_dut /fifo\_sva\_inst/assert\_\_almostfull\_property

FIFO SVA.sv(96) 0

/\FIFO\_TOP#fifo\_dut /fifo\_sva\_inst/assert\_\_empty\_property

FIFO\_SVA.sv(94) 0 1

/\FIFO\_TOP#fifo\_dut /fifo\_sva\_inst/assert\_\_full\_property

FIFO\_SVA.sv(93) 0

/\FIFO\_TOP#fifo\_dut /fifo\_sva\_inst/assert\_\_reset\_flags\_property

FIFO\_SVA.sv(91) 0 1


/\FIFO\_TOP#fifo\_dut /fifo\_sva\_inst/assert\_\_reset\_regs\_property

FIFO\_SVA.sv(90) 0 1

Total Coverage By Instance (filtered view): 100.00%

# → Questasim Waveform Snippets:

### 1- FIFO\_1 Sequence Waveform:



FIFO\_1 Sequence Waveform

### 2- FIFO\_1 & FIFO\_2 Sequence Waveform:


-One Read operation when the memory is empty



FIFO\_1 & FIFO\_2 Sequence Waveform

# 3- FIFO\_1 & FIFO\_2 & FIFO\_3\_and\_4 Sequence Waveform:


- Write only sequence with one Read operation when the memory is full



FIFO\_1 & FIFO\_2 & FIFO\_3\_and\_4 Sequence Waveform


# 4- FIFO\_1 & FIFO\_2 & FIFO\_3\_and\_4 & FIFO\_5 Sequence Waveform:

- Read only sequence till the memory become empty



FIFO\_1 & FIFO\_2 & FIFO\_3\_and\_4 & FIFO\_5 Sequence Waveform

## 5- All the Sequences Waveform:



All Sequences Waveform

# → Transcript:

```
The process of the control of the duties return to the duties return, or early placed, data_in=f03e, data_out=5d3e, count=1, vr_ech=1, full=0, empty=0, ow data_out=5d3e)

### The process of the duties return to the duties return, or end-1, den-1, data_in=c040, data_out=5d3e, count=1, vr_ech=1, full=0, empty=0, ow return to the duties return to
```

#### **Transcript**

- The Correct\_Count = 1022 ✓ ✓
- The Error\_Count = 0 ✓ ✓