Laboratory 1: Circuit Designs and Testing

Shein Htike

Brandon Vasquez

CSC 343 Spring 2025

Contents

1	Exe	ercise A: 8x1 Multiplexer Using Logic Gates	3
	1.1	Objective	3
	1.2	Functionality and Specifications	3
		1.2.1 Logic	3
		1.2.2 Circut Design	4
		1.2.3 VHDL Code	5
	1.3	Simulation	6
		1.3.1 Structural Model Test Bench	6
		1.3.2 Behavioral Model Test Bench	9
2	Exe	ercise B: 1x8 De-Multiplexer Using 1x4 and 1x2 De-Multiplexers	12
	2.1	Objective	12
	2.2	Functionality and Specifications	12
	2.3	Simulation	12
3	E	ercise C: 3-to-8 Decoder	10
3			13
	3.1	Objective	13
	3.2	Functionality and Specifications	13
		3.2.1 VHDL Code generated from the design file	13
	0.0	3.2.2 VHDL code for Test bench	14
	3.3	Simulation	16
4	Exe	ercise D: 8-to-3 Priority Encoder	17
	4.1	Objective	17
	4.2	Functionality and Specifications	17
		4.2.1 VHDL code for Test bench	19
	4.3	Simulation	23
5	Exe	ercise E: Set-Reset Flip-Flop & D Flip-Flop (Positive Edge Trigger)	24
	5.1	Objective	24
	5.2	Functionality and Specifications	24
		5.2.1 Set-Reset Flip-Flop Truth Table	24
		5.2.2 D Flip-Flop Truth Table	25
		5.2.3 Set-Reset Flip-Flop VHDL Code	25
		5.2.4 D Flip-Flop VHDL Code	26
	5.3		26

6	6 Conclusions						
	5.4	5.3.2	Set-Reset Flip-Flop Test Bench	28			

1 Exercise A: 8x1 Multiplexer Using Logic Gates

1.1 Objective

The goal of this exercise is to create an 8x1 multiplexer in two ways: using logic gates and using VHDL code.

1.2 Functionality and Specifications

1.2.1 Logic

The output of the 8×1 multiplexer is given by the following logic equation:

output =
$$\overline{S_2} \, \overline{S_1} \, \overline{S_0} \, I_0 \, \vee \, \overline{S_2} \, \overline{S_1} \, S_0 \, I_1 \, \vee$$

$$\overline{S_2} \, S_1 \, \overline{S_0} \, I_2 \, \vee \, \overline{S_2} \, S_1 \, S_0 \, I_3 \, \vee$$

$$S_2 \, \overline{S_1} \, \overline{S_0} \, I_4 \, \vee \, S_2 \, \overline{S_1} \, S_0 \, I_5 \, \vee$$


$$S_2 \, S_1 \, \overline{S_0} \, I_6 \, \vee \, S_2 \, S_1 \, S_0 \, I_7$$

$$(1)$$

In this multiplexer design, we select one of the eight inputs, I_0 through I_7 and connect it to a single output based on the binary value of the three select signals, S_2 , S_1 , and S_0 (with S_2 being the most significant bit).

1.2.2 Circut Design

In order to implement the 8x1 multiplexer, we created this circuit design in Intel Quartus Prime. This circuit was then compiled into VHDL and imported into ModelSim in order to simulate and test our design.



1.2.3 VHDL Code

I also redesigned this multiplexer in VHDL using behavioral modeling.

```
library IEEE;
       use IEEE.std_logic_1164.all;
2
       entity multiplexer8x1v2 is
            port (
                I : in std_logic_vector(7 downto 0);
                S : in std_logic_vector(2 downto 0);
                0 : out std_logic
            );
       end multiplexer8x1v2;
10
11
       architecture Behavioral of multiplexer8x1v2 is
12
       begin
13
            with S select
14
                0 \le I(0) \text{ when "000"},
                      I(1) when "001",
                      I(2) when "010",
17
                      I(3) when "011",
18
                      I(4) when "100",
19
                      I(5) when "101",
20
                      I(6) when "110",
^{21}
                      I(7) when "111",
                      101
                             when others;
       end Behavioral;
24
```

1.3 Simulation

I wrote VHDL to simulate both versions of the circuit.


1.3.1 Structural Model Test Bench

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_TEXTIO.ALL;
USE std.textio.ALL;
ENTITY tb_multiplexer8x1 IS
END tb_multiplexer8x1;
ARCHITECTURE test OF tb_multiplexer8x1 IS
    SIGNAL IO : STD_LOGIC := 'O';
    SIGNAL I1 : STD_LOGIC := '0';
    SIGNAL I2 : STD_LOGIC := '0';
    SIGNAL I3 : STD_LOGIC := '0';
    SIGNAL I4 : STD_LOGIC := '0';
    SIGNAL I5 : STD_LOGIC := '0';
    SIGNAL I6 : STD_LOGIC := '0';
    SIGNAL I7 : STD_LOGIC := '0';
    SIGNAL S2 : STD_LOGIC := '0';
    SIGNAL S1 : STD_LOGIC := '0';
    SIGNAL SO : STD_LOGIC := '0';
    SIGNAL 01 : STD_LOGIC;
    COMPONENT mux8to1_structural IS
        PORT (
            IO : IN STD_LOGIC;
            12 : IN STD_LOGIC;
            I3 : IN STD_LOGIC;
            I1 : IN STD_LOGIC;
            I4 : IN STD_LOGIC;
            I5 : IN STD_LOGIC;
            16 : IN STD_LOGIC;
            17 : IN STD_LOGIC;
            S2 : IN STD_LOGIC;
            S1 : IN STD_LOGIC;
            SO : IN STD_LOGIC;
            O1 : OUT STD_LOGIC
        );
    END COMPONENT;
BEGIN
    uut : mux8to1_structural
    PORT MAP(IO, I2, I3, I1, I4, I5, I6, I7, S2, S1, S0, O1);
```

```
PROCESS
BEGIN
    S2 <= '0';
    S1 <= '0';
    SO <= '0';
    WAIT FOR 10 ns;
    IO <= '1';
    WAIT FOR 10 ns;
    IO <= '0';</pre>
    S2 <= '0';
    S1 <= '0';
    SO <= '1';
    WAIT FOR 10 ns;
    I1 <= '1';
    WAIT FOR 10 ns;
    I1 <= '0';
    S2 <= '0';
    S1 <= '1';
    SO <= '0';
    WAIT FOR 10 ns;
    I2 <= '1';
    WAIT FOR 10 ns;
    I2 <= '0';</pre>
    S2 <= '0';
    S1 <= '1';
    SO <= '1';
    WAIT FOR 10 ns;
    I3 <= '1';
    WAIT FOR 10 ns;
    I3 <= '0';</pre>
    S2 <= '1';
    S1 <= '0';
    SO <= '0';
    WAIT FOR 10 ns;
    I4 <= '1';</pre>
    WAIT FOR 10 ns;
    I4 <= '0';</pre>
    S2 <= '1';
    S1 <= '0';
    SO <= '1';
    WAIT FOR 10 ns;
    I5 <= '1';
    WAIT FOR 10 ns;
```

```
I5 <= 'O';
         S2 <= '1';
         S1 <= '1';
         SO <= '0';
        WAIT FOR 10 ns;
         I6 <= '1';</pre>
         WAIT FOR 10 ns;
         I6 <= '0';</pre>
         S2 <= '1';
         S1 <= '1';
         SO <= '1';
         WAIT FOR 10 ns;
         I7 <= '1';
         WAIT FOR 10 ns;
         I7 <= 'O';
    END PROCESS;
END test;
```

This code selects inputs 0 through 7 and toggles them while they are selected to show that the output corresponds to the selected input.




1.3.2 Behavioral Model Test Bench

I also wrote test bench code for the behavioral model multiplexer. This code was essentially the same as the previous test bench for the structural model. The only difference is that the inputs and the select signals were vectors.

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_TEXTIO.ALL;
USE STD.TEXTIO.ALL;
ENTITY tb_multiplexer8x1v2 IS
END tb_multiplexer8x1v2;
ARCHITECTURE test OF tb_multiplexer8x1v2 IS
    SIGNAL I : STD_LOGIC_VECTOR(7 DOWNTO 0) := (OTHERS => '0');
    SIGNAL S : STD_LOGIC_VECTOR(2 DOWNTO 0) := "000";
    SIGNAL O : STD_LOGIC;
    COMPONENT multiplexer8x1v2 IS
        PORT (
             I : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
             S : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
             O : OUT STD_LOGIC
        );
    END COMPONENT;
BEGIN
    uut : multiplexer8x1v2
        PORT MAP (
             I \Rightarrow I,
             S \Rightarrow S,
             0 => 0
        );
    PROCESS
    BEGIN
        S \le "000";
        I \leftarrow (OTHERS => 'O');
        WAIT FOR 10 ns;
        I(0) <= '1';
        WAIT FOR 10 ns;
        I(0) <= '0';
        S <= "001";
        I \leftarrow (OTHERS => 'O');
        WAIT FOR 10 ns;
        I(1) <= '1';
        WAIT FOR 10 ns;
        I(1) <= '0';
        S \le "010";
        I \leftarrow (OTHERS \Rightarrow 'O');
        WAIT FOR 10 ns;
```

```
I(2) <= '1';
         WAIT FOR 10 ns;
         I(2) <= '0';
         S <= "011";
         I \leftarrow (OTHERS => 'O');
         WAIT FOR 10 ns;
         I(3) <= '1';
         WAIT FOR 10 ns;
         I(3) <= '0';
         S <= "100";
         I \leftarrow (OTHERS => 'O');
         WAIT FOR 10 ns;
         I(4) <= '1';
        WAIT FOR 10 ns;
         I(4) <= '0';
         S <= "101";
         I \leftarrow (OTHERS => 'O');
         WAIT FOR 10 ns;
         I(5) <= '1';
        WAIT FOR 10 ns;
         I(5) <= '0';
         S <= "110";
         I \leftarrow (OTHERS => 'O');
        WAIT FOR 10 ns;
         I(6) <= '1';
         WAIT FOR 10 ns;
         I(6) <= '0';
         S <= "111";
         I \leftarrow (OTHERS => 'O');
         WAIT FOR 10 ns;
         I(7) <= '1';
         WAIT FOR 10 ns;
         I(7) <= '0';
        WAIT;
    END PROCESS;
END test;
```



- 2 Exercise B: 1x8 De-Multiplexer Using 1x4 and 1x2 De-Multiplexers
- 2.1 Objective
- 2.2 Functionality and Specifications
- 2.3 Simulation

3 Exercise C: 3-to-8 Decoder

3.1 Objective

The purpose of this exercise was to create a 3x8 decoder circuit from its respective combinational logic. Now having compiled and generated the relevant VHDL for the circuit one was able to simulate the circuit in action.

3.2 Functionality and Specifications

Here we want to describe the combinational logic functions (Boolean equations, if applicable)




Figure 4: 3x8 decoder

3.2.1 VHDL Code generated from the design file


```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
LIBRARY work;
ENTITY lab_assign_1 IS
        PORT
        (
                 i2:
                            STD_LOGIC;
                       IN
                 i1 :
                       IN
                            STD_LOGIC;
                 i0 :
                       IN
                           STD_LOGIC;
                            STD_LOGIC;
                 y7 :
                       OUT
                       OUT
                 у6 :
                            STD_LOGIC;
                 y5 :
                       OUT
                             STD_LOGIC;
                 y4 :
                       OUT
                             STD_LOGIC;
                 у3 :
                       OUT
                             STD_LOGIC;
```

```
y2 : OUT STD_LOGIC;
                    y1 : OUT STD_LOGIC;
                    yO : OUT STD_LOGIC
            );
   END lab_assign_1;
    ARCHITECTURE bdf_type OF lab_assign_1 IS
    SIGNAL
                 SYNTHESIZED_WIRE_12 : STD_LOGIC;
    SIGNAL
                 SYNTHESIZED_WIRE_13 : STD_LOGIC;
    SIGNAL
                 SYNTHESIZED_WIRE_14 : STD_LOGIC;
   BEGIN
   y7 <= i2 AND i1 AND i0;
   y6 <= i2 AND i1 AND SYNTHESIZED_WIRE_12;
   SYNTHESIZED_WIRE_12 <= NOT(i0);
   y5 <= i2 AND SYNTHESIZED_WIRE_13 AND i0;
   y4 <= i2 AND SYNTHESIZED_WIRE_12 AND SYNTHESIZED_WIRE_13;
   y3 <= SYNTHESIZED_WIRE_14 AND iO AND i1;
   y2 <= SYNTHESIZED_WIRE_14 AND i1 AND SYNTHESIZED_WIRE_12;
   y1 <= i0 AND SYNTHESIZED_WIRE_13 AND SYNTHESIZED_WIRE_14;
   yO <= SYNTHESIZED_WIRE_12 AND SYNTHESIZED_WIRE_13 AND SYNTHESIZED_WIRE_14;
   SYNTHESIZED_WIRE_14 <= NOT(i2);
    SYNTHESIZED_WIRE_13 <= NOT(i1);
    END bdf_type;
3.2.2 VHDL code for Test bench
   library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
   use IEEE.STD_LOGIC_TEXTIO.ALL;
   use std.textio.all;
    entity tb_3x8_decoder is
    end tb_3x8_decoder;
    architecture test of tb_3x8_decoder is
        signal i2 : STD_LOGIC;
        signal i1 : STD_LOGIC;
        signal i0 : STD_LOGIC;
        signal y7 : STD_LOGIC;
        signal y6 : STD_LOGIC;
        signal y5 : STD_LOGIC;
```

```
signal y4 : STD_LOGIC;
    signal y3 : STD_LOGIC;
    signal y2 : STD_LOGIC;
    signal y1 : STD_LOGIC;
    signal y0 : STD_LOGIC;
    component lab_assign_1
        Port
        (
                         STD_LOGIC;
                i2 : IN
                i1 :
                      IN
                         STD_LOGIC;
                i0 :
                     IN STD_LOGIC;
                y7 :
                     OUT STD_LOGIC;
                y6 :
                     OUT STD_LOGIC;
                y5 :
                      OUT STD_LOGIC;
                y4 :
                     OUT STD_LOGIC;
                y3 :
                     OUT STD_LOGIC;
                y2 : OUT STD_LOGIC;
                y1 : OUT STD_LOGIC;
                yO : OUT STD_LOGIC
        );
    end component;
begin
    uut: lab_assign_1 port map(i2, i1, i0, y7, y6, y5, y4, y3, y2, y1,y0);
    PROCESS
    BEGIN
        i2 <= '0';
        i1 <= '0';
        i0 <= '0';
        WAIT for 10 ns;
        i0 <= '1';
        WAIT for 10 ns;
        i1 <= '1';
        i0 <= '0';
        WAIT for 10 ns;
        i0 <= '1';
        WAIT for 10 ns;
        i2 <= '1';
        i1 <= '0';
        iO <= 'O';
        WAIT for 10 ns;
        i0 <= '1';
        WAIT for 10 ns;
        i1 <= '1';
        i0 <= '0';
        WAIT for 10 ns;
        i0 <= '1';
```

```
WAIT for 10 ns;
END PROCESS;
end test;
```

3.3 Simulation



4 Exercise D: 8-to-3 Priority Encoder

4.1 Objective

The purpose of this exercise was to create a 8x3 priority encoder circuit from its respective combinational logic. Now having compiled and generated the relevant VHDL for the circuit one was able to simulate the circuit in action. Thus resulting in a better understanding of designing a 8x3 priority encoder circuit from its respective combinational equation, and testing that created circuit.


4.2 Functionality and Specifications

$$Y_2 = D_7 + D_6 + D_5 + D_4,$$

$$Y_1 = D_7 + D_6 + \overline{D_7 + D_6} (D_3 + D_2),$$

$$Y_0 = D_7 + \overline{D_7 + D_6} D_5 + \overline{D_7 + D_6 + D_5} D_3 + \overline{D_7 + D_6 + D_5 + D_4} D_1.$$

Here we want to describe the combinational logic functions (our equations essentially)



VHDL code generated from design file

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
LIBRARY work;
ENTITY \8x3_p_enc\ IS
        PORT
                 i2:
                       IN
                           STD_LOGIC;
                 i1:
                       IN
                           STD_LOGIC;
                       IN
                           STD_LOGIC;
                 i3 :
                 i4:
                       IN
                           STD_LOGIC;
```

```
i5 : IN STD_LOGIC;
                i6 : IN STD_LOGIC;
                i7 : IN STD_LOGIC;
               y2 : OUT STD_LOGIC;
               y1 : OUT STD_LOGIC;
               y0 : OUT STD_LOGIC
END \8x3_p_enc\;
ARCHITECTURE bdf_type OF \8x3_p_enc\ IS
             SYNTHESIZED_WIRE_O : STD_LOGIC;
SIGNAL
SIGNAL
             SYNTHESIZED_WIRE_1 : STD_LOGIC;
             SYNTHESIZED_WIRE_15 : STD_LOGIC;
SIGNAL
             SYNTHESIZED_WIRE_16 : STD_LOGIC;
SIGNAL
             SYNTHESIZED_WIRE_6 : STD_LOGIC;
SIGNAL
SIGNAL
             SYNTHESIZED_WIRE_8 : STD_LOGIC;
SIGNAL
             SYNTHESIZED_WIRE_9 : STD_LOGIC;
             SYNTHESIZED_WIRE_10 : STD_LOGIC;
SIGNAL
SIGNAL
             SYNTHESIZED_WIRE_17 : STD_LOGIC;
BEGIN
y2 <= i7 OR i5 OR i4 OR i6;
y1 <= i7 OR SYNTHESIZED_WIRE_O OR SYNTHESIZED_WIRE_1 OR i6;
SYNTHESIZED_WIRE_10 <= SYNTHESIZED_WIRE_15 AND i5;
SYNTHESIZED_WIRE_15 <= NOT(i6);
SYNTHESIZED_WIRE_8 <= i3 AND SYNTHESIZED_WIRE_16 AND SYNTHESIZED_WIRE_15;
SYNTHESIZED_WIRE_9 <= SYNTHESIZED_WIRE_15 AND SYNTHESIZED_WIRE_6 AND SYNTHESIZED_
SYNTHESIZED_WIRE_6 <= NOT(i2);</pre>
```

```
yO <= i7 OR SYNTHESIZED_WIRE_8 OR SYNTHESIZED_WIRE_9 OR SYNTHESIZED_WIRE_10;
   SYNTHESIZED_WIRE_O <= SYNTHESIZED_WIRE_17 AND SYNTHESIZED_WIRE_16 AND i3;
   SYNTHESIZED_WIRE_16 <= NOT(i4);
   SYNTHESIZED_WIRE_17 <= NOT(i5);
    SYNTHESIZED_WIRE_1 <= SYNTHESIZED_WIRE_17 AND SYNTHESIZED_WIRE_16 AND i2;
   END bdf_type;
4.2.1 VHDL code for Test bench
   library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
   use IEEE.STD_LOGIC_TEXTIO.ALL;
   use std.textio.all;
   entity tb_8x3_p_encoder is
    end tb_8x3_p_encoder;
    architecture test of tb_8x3_p_encoder is
        signal i1 : STD_LOGIC;
        signal i2 : STD_LOGIC;
        signal i3 : STD_LOGIC;
        signal i4 : STD_LOGIC;
        signal i5 : STD_LOGIC;
        signal i6 : STD_LOGIC;
        signal i7 : STD_LOGIC;
        signal y2 : STD_LOGIC;
        signal y1 : STD_LOGIC;
        signal y0 : STD_LOGIC;
        component \8x3_p_enc\
            Port ( i1 : in STD_LOGIC;
                   i2 : in STD_LOGIC;
                   i3 : in STD_LOGIC;
                   i4 : in STD_LOGIC;
```

```
i5 : in STD_LOGIC;
               i6 : in STD_LOGIC;
               i7 : in STD_LOGIC;
               y2 : out STD_LOGIC;
               y1 : out STD_LOGIC;
               y0 : out STD_LOGIC);
    end component;
begin
    uut: \8x3_p_enc\ port map(i1, i2, i3, i4, i5, i6, i7, y2, y1, y0);
    PROCESS
    BEGIN
        -- No inputs active
        i1 <= '0';
        i2 <= '0';
        i3 <= '0';
        i4 <= '0';
        i5 <= '0';
        i6 <= '0';
        i7 <= '0';
        WAIT for 20 ns;
        -- i1 active
        i1 <= '1';
        i2 <= '0';
        i3 <= '0';
        i4 <= '0';
        i5 <= '0';
        i6 <= '0';
        i7 <= '0';
        WAIT for 20 ns;
        -- i2 active
        i1 <= '0';
        i2 <= '1';
        i3 <= '0';
        i4 <= '0';
        i5 <= '0';
        i6 <= '0';
        i7 <= '0';
        WAIT for 20 ns;
        -- i3 active
        i1 <= '0';
        i2 <= '0';
        i3 <= '1';
        i4 <= '0';
        i5 <= '0';
        i6 <= '0';
        i7 <= '0';
        WAIT for 20 ns;
```


```
-- i4 active
i1 <= '0';
i2 <= '0';
i3 <= '0';
i4 <= '1';
i5 <= '0';
i6 <= '0';
i7 <= '0';
WAIT for 20 ns;
-- i5 active
i1 <= '0';
i2 <= '0';
i3 <= '0';
i4 <= '0';
i5 <= '1';
i6 <= '0';
i7 <= '0';
WAIT for 20 ns;
-- i6 active
i1 <= '0';
i2 <= '0';
i3 <= '0';
i4 <= '0';
i5 <= '0':
i6 <= '1';
i7 <= '0';
WAIT for 20 ns;
-- i7 active
i1 <= '0';
i2 <= '0':
i3 <= '0';
i4 <= '0';
i5 <= '0';
i6 <= '0';
i7 <= '1';
WAIT for 20 ns;
-- multiple active, output should be: (Highest priority, i7)
i1 <= '0';
i2 <= '0';
i3 <= '1';
i4 <= '0';
i5 <= '1';
i6 <= '0';
i7 <= '1';
WAIT for 20 ns;
-- multiple active, output should be: (Highest priority, i6)
i1 <= '1';
i2 <= '1';
```

```
i3 <= '1';
        i4 <= '1';
        i5 <= '0';
        i6 <= '1';
        i7 <= '0';
        WAIT for 20 ns;
        -- multiple active, output should be: (Highest priority, i5)
        i1 <= '1';
        i2 <= '1';
        i3 <= '1';
        i4 <= '1';
        i5 <= '1':
        i6 <= '0';
        i7 <= '0';
        WAIT for 20 ns;
        -- multiple active, output should be: (Highest priority, i4)
        i1 <= '1';
        i2 <= '1';
        i3 <= '1';
        i4 <= '1';
        i5 <= '0';
        i6 <= '0';
        i7 <= '0';
        WAIT for 20 ns;
        -- multiple active, output should be: (Highest priority, i3)
        i1 <= '1';
        i2 <= '1';
        i3 <= '1';
        i4 <= '0';
        i5 <= '0':
        i6 <= '0';
        i7 <= '0';
        WAIT for 20 ns;
        -- multiple active, output should be: (Highest priority, i2)
        i1 <= '1';
        i2 <= '1';
        i3 <= '0';
        i4 <= '0';
        i5 <= '0';
        i6 <= '0';
        i7 <= '0';
        WAIT for 20 ns;
    END PROCESS;
end test;
```

4.3 Simulation

In this simulation part regarding the (Draw truth tables based on the waveforms.) part we just compare the wave form against the

Figure 7: 8x3 priority encoder wave graph



5 Exercise E: Set-Reset Flip-Flop & D Flip-Flop (Positive Edge Trigger)

5.1 Objective

Up until now we've modeled both the set reset flip-flop and the D flip-flop using logic gates. The goal of this section was to instead model both flip-flops behaviorally in VHDL.

5.2 Functionality and Specifications

5.2.1 Set-Reset Flip-Flop Truth Table

The following truth table describes the behavior of our SR flip-flop.

CLK	R	S	Q	\overline{Q}
0	X	X	NO CHG	NO CHG
1	X	X	NO CHG	NO CHG
↓	X	X	NO CHG	NO CHG
↑	0	0	NO CHG	NO CHG
↑	0	1	SET	RESET
↑	1	0	RESET	SET
1	1	1	ILLEGAL	ILLEGAL

During the rising edge of the clock when the clock transitions from 0 to 1, the outputs Q and \overline{Q} update according to these rules:

- If S=1, then the flip-flop is set: Q becomes 1 and \overline{Q} becomes 0.
- If R=1, then the flip-flop is reset: Q becomes 0 and \overline{Q} becomes 1.
- If both R and S are inactive (i.e., R = 0 and S = 0), the outputs remain unchanged.
- The condition where both R=1 and S=1 is considered illegal for this circuit.

5.2.2 D Flip-Flop Truth Table

The following truth table illustrates the behavior of the D flip-flop:

CLK	D	Q
0	X	NO CHG
1	X	NO CHG
 	X	NO CHG
<u> </u>	0	RESET
_ ↑	1	SET

Here, Q changes to be equal to D whenever the clock is rising.

5.2.3 Set-Reset Flip-Flop VHDL Code

```
LIBRARY ieee;
   USE ieee.std_logic_1164.ALL;
   ENTITY sr_flip_flop IS
            PORT (
5
                     s : IN STD_LOGIC;
6
                     r : IN STD_LOGIC;
                     clk : IN STD_LOGIC;
                     q : OUT STD_LOGIC;
                     qc : OUT STD_LOGIC
10
            );
11
   END sr_flip_flop;
12
13
   ARCHITECTURE behavior OF sr_flip_flop IS
14
            SIGNAL S_Q : STD_LOGIC;
15
   BEGIN
16
            q \ll S_Q;
17
            qc <= NOT S_Q;
18
            PROCESS (clk)
19
            BEGIN
20
                     IF rising_edge(clk) THEN
21
                              IF s = '1' AND r = '0' THEN
22
                                      S_Q <= '1';
23
                             ELSIF s = '0' AND r = '1' THEN
24
                                      S_Q <= '0';
25
                             END IF;
26
                     END IF;
27
            END PROCESS;
   END behavior;
```

5.2.4 D Flip-Flop VHDL Code

```
library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
   entity d_flip_flop is
4
       Port (
5
           D
                : in STD_LOGIC;
                                 -- Data input
           CLK : in STD_LOGIC;
                                  -- Clock signal
               : out STD_LOGIC
                                 -- Output
   end d_flip_flop;
10
11
   architecture Behavioral of d_flip_flop is
12
   begin
       process(CLK)
       begin
15
           if rising_edge(CLK) then
16
                Q \ll D;
17
           end if;
18
       end process;
19
   end Behavioral;
```

5.3 Simulation

5.3.1 Set-Reset Flip-Flop Test Bench

The following is the test match code for the set reset flip-flop.

```
LIBRARY IEEE;
   USE IEEE.STD_LOGIC_1164.ALL;
   ENTITY tb_sr_flip_flop IS
   END tb_sr_flip_flop;
5
   ARCHITECTURE testbench OF tb_sr_flip_flop IS
       SIGNAL S : STD_LOGIC := '0'; -- Signal for data input
       SIGNAL R : STD_LOGIC := '0'; -- Signal for data input
       SIGNAL CLK : STD_LOGIC := '0'; -- Clock signal
       SIGNAL Q : STD_LOGIC; -- Output signal
       SIGNAL QC : STD_LOGIC; -- Output signal
12
   BEGIN
13
       -- Instantiate the SR Flip-Flop
14
       uut : ENTITY work.sr_flip_flop
15
           PORT MAP(S, R, CLK, Q, QC);
           -- Clock Generation Process
18
           CLK_Process : PROCESS
19
           BEGIN
20
               WHILE now < 100 ns LOOP -- Limit the clock process to 100 ns
21
```

```
CLK <= '0';
                 WAIT FOR 5 ns;
23
                 CLK <= '1';
24
                 WAIT FOR 5 ns;
25
            END LOOP;
26
            WAIT; -- Stops the clock process after 100 ns
            END PROCESS;
29
            -- Test Process
30
            Stimulus_Process : PROCESS
31
            BEGIN
32
                 R <= '1';
33
                 WAIT FOR 20 ns;
34
                 R <= '0';
35
                 WAIT FOR 20 ns;
36
37
                 S <= '1';
38
                 WAIT FOR 20 ns;
39
                 S <= '0';
40
                 WAIT FOR 20 ns;
41
42
                 R <= '1';
43
                 WAIT FOR 20 ns;
44
                 R <= '0';
45
                 WAIT FOR 20 ns;
^{46}
47
                 WAIT;
49
50
            END PROCESS;
51
   END testbench;
```

Here is the output for this code. In the waveform, you can see that the output for Q and QC only get updated on the rising edge of the clock when either S or R are set according to the rules outlined earlier.





Figure 8: Output for Set-Reset Flip-Flop Test Bench

5.3.2 D Flip-Flop Test Bench

```
library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
   entity tb_d_flip_flop is
   end tb_d_flip_flop;
   architecture Testbench of tb_d_flip_flop is
                   : STD_LOGIC := '0'; -- Signal for data input
       signal CLK : STD_LOGIC := '0'; -- Clock signal
9
       signal Q
                   : STD_LOGIC;
                                        -- Output signal
   begin
11
       -- Instantiate the D Flip-Flop
12
       uut: entity work.d_flip_flop
13
           Port Map ( D, CLK, Q );
14
15
       -- Clock Generation Process
16
       CLK_Process: process
       begin
18
           while now < 100 ns loop -- Limit the clock process to 100 ns
19
                CLK <= '0';
20
                wait for 5 ns;
21
                CLK <= '1';
22
                wait for 5 ns;
23
           end loop;
24
           wait; -- Stops the clock process after 100 ns
       end process;
26
```

```
27
        -- Test Process
28
        Stimulus_Process: process
29
        begin
30
            D <= '1';
            wait for 20 ns;
32
            D <= 'O';
33
            wait for 20 ns;
34
35
            D <= '1';
36
             wait for 20 ns;
37
            D <= '0';
            wait for 20 ns;
40
            D <= '1';
41
             wait for 20 ns;
42
            D <= '0';
43
             wait for 20 ns;
44
             wait;
47
        end process;
48
   end Testbench;
49
```

This code results in the waveform shown in Figure 9.



Here, the value of Q gets updated to match the value of D whenever the clock rises.

5.4 Differences between the Set-Reset Flip-Flop and the D Flip-Flop

The D flip-flop is very simple: on a rising clock edge,

$$Q \leftarrow D$$
.

In contrast, the SR flip-flop responds on the rising clock edge as follows:

- If S=1, then Q=1 and $\overline{Q}=0$.
- If R = 1, then Q = 0 and $\overline{Q} = 1$.
- If S=0 and R=0, then Q remains unchanged.

6 Conclusions

We learned about the VHDL language, including data types, input/output/intermediate signals, and its parallel execution model. We observed parallel computation outside processes and sequential operations within processes.

Initially, we struggled with when and if statements, learning through experimentation that when is for outside processes and if for inside processes. We also learned processes re-evaluate outputs only when specified inputs change.

We recognized that VHDL's standard logic datatype can hold values other than '0' and '1' such as uninitialized, unknown, and 'don't care' states, which can allow the compiler to create more efficient designs.

We also learned the difference between structural vs. behavioral modeling. Structural modeling is akin to wiring components inside of code, while behavioral modeling describes logic for the compiler to implement.

Challenges included ModelSim and Intel Quartus' project structure, making file management cumbersome. ModelSim's file update behavior, requiring manual saving and recompilation unlike IDEs like IntelliJ IDEA, caused inefficiencies and frustration as well.