



Power Over Fiber Dual Camera Workflow Diagram

NOTICE

1. All FPGA modules should use Non-Free Running Clock.
2. Hyper RAM needs data integrity testing.




IR Frame Structure and Byte Field Size



VL Frame Structure and Byte Field Size



Error Frame Structure and Byte Field Size



FF 00 00 01: Hyper RAM ID Does Not Match.
FF 00 00 02: Hyper RAM ID Data Integrity Error.
FF 00 10 01: OV5640 ID Does Not Match.
FF 00 20 01: Infrared Image Sensor ID Does Not Match.