```
`timescale 1ps/1ps
module ZOctalRAMOperator(
        input iClk,
        input iRst N,
       //iOp Code=0: Idle.
        //iOp Code=1: Reset IC.
        //iOp Code=2: Write Mode Register.
        //iOp Code=3: Read Mode Register and write to EBR 4K.
        //iOp Code=4: Sync Write, iAddress[31:0], iData[15:0].
        //iOp Code=5: Sync Read, iAddress[31:0], oData[15:0].
       input [2:0] iOp_Code,
        output reg oOp Done,
        //iOp Code=4: Burst Write, Address[31:0], Data[15:0].
        input [31:0] iAddress,
        input [15:0] iData,
        output reg [15:0] oData,
        //Octal RAM/EEPROM Interface.
    output reg oPSRAM RST, //RESET# : Input Reset signal, active low.
    output reg oPSRAM CE, //CE#: Input, Chip select, active low. When CE#=1, chip is in standby state.
        output oPSRAM CLK,
        //DQS, IO.
        //DQ Strobe clock for DQ[7:0] during all reads.
        //Data mask for DQ[7:0] during memory writes.
        //DM is active HIGH, DM=1 means "do not write".
    inout ioPSRAM DQS DM,
    inout [7:0] ioPSRAM DATA, //Address/Data bus [7:0].
        //Embedded Block RAM Interface.
        output reg oEBR Wr En,
        output reg [15:0] oEBR Wr Data,
        output reg [8:0] oEBR Wr Addr
);
//OctalRAM Clock.
//assign oPSRAM CLK=0; //iClk;
//ERROR <62001109> -
//par: The connection from ic pll.lscc pll inst.u PLL B/OUTGLOBAL (R13C32 JOUTGLOBAL PLL) to oPSRAM CLK/PADDO (R8C0 JPADDOA PIO) in signal
clk System is not routable.
//assign oPSRAM CLK=iClk;
OB OB PSRAM CLK(
  .I (iClk), // I
  .O (oPSRAM CLK) // O
);
```

```
//DQS Tri-State control.
//Data Mask for Wring(1: Not Write), Data Strobe for Reading(1: Data Valid).
reg oe DQS DM;
reg DQS DM Out;
wire DQS DM In;
// assign ioPSRAM DQS DM=(oe DQS DM)?(DQS DM Out):(1'bz);
// assign DQS DM In=ioPSRAM DQS DM;
BB B bb b DQS (
  .T N
          (oe DQS DM), // I, from oe/tristate output to pad
          (DQS DM Out), // I, from output register to pad
  .I
          (DQS DM In), // O, from pad to input register input
  .0
          (ioPSRAM_DQS_DM) // IO, bidirectional pad
  .В
);
//Command List.
parameter CMD SYNC RD=8'h00;
parameter CMD SYNC WR=8'h80;
parameter CMD LINEAR BURST RD=8'h20;
parameter CMD LINEAR BURST WR=8'hA0;
parameter CMD MODE REG RD=8'h40;
parameter CMD MODE REG WR=8'hC0;
parameter CMD GBL RST=8'hFF;
//bidirectional IO.
wire [7:0] iPSRAM DATA;
wire [7:0] oPSRAM DATA;
//tristate Data Bus IO.
reg fab2oe; //Tri-state Control, Active Low. from Fabric to OE/Tri-State Control.
wire [7:0] oe2pad: //tri-state output enable to pad, driven by IOL B primitive.
//Why can't I use oe2pad signal?
//Once I use this signal, I got following error.
                      Place & Route ERROR <67201108>
//Error 67201108
//- Error in finding PIO comp for comp "ic OctalRAM.DDR DataBus IOL B[7]"!
//Please verify the correctness of your PIO to IOL connectivity by checking the device architecture constraints.
// assign ioPSRAM DATA=(oe2pad)?(oPSRAM DATA):(8'hzz);
// assign iPSRAM DATA=ioPSRAM DATA;
//What the fuck! I use BB B primitives replace RTL implementation of tri-state, it works!
BB B bb b Pad[7:0] (
  .T N
          (oe2pad), // I, from oe/tristate output to pad
          (oPSRAM DATA), // I, from output register to pad
  .I
          (iPSRAM DATA), // O, from pad to input register input
  .0
  .В
           (ioPSRAM DATA) // IO, bidirectional pad
);
//PADDI(Pad In) => Split into => DIO(Rising Edge) & DI1(Falling Edge)
```

```
wire [7:0] DDR Data In Rising;
wire [7:0] DDR Data In Falling;
//DO0(Rising Edge) & DO1(Falling Edge) => Packed into => PADDO(Pad Out)
reg [7:0] DDR Data Out Rising;
reg [7:0] DDR Data Out Falling;
//8-bits bidirectional DDR input&output.
IOL B #(.LATCHIN ("NONE DDR"), .DDROUT ("YES"))
DDR DataBus IOL B[7:0] (
  .PADDI (iPSRAM DATA), // I, DDR data input from pad.
  .D01
          (DDR Data Out Falling), // I, output data to pad at falling edge.
          (DDR Data Out Rising), // I, output data to pad at rising edge.
  .DO0
  //I enable clock always, so it encodes continously, its output changes until input changes.
          (1'b1), // I, clock enabled.
  .IOLTO (fab2oe), // I, from Fabric to OE/Tri-State Control, Active Low.
  .HOLD
         (1'b0), // I
  .INCLK (iClk), // I, clock for input DDR.
  .OUTCLK (iClk), // I, clock for output DDR.
         (oPSRAM DATA), // O, DDR data output to pad.
  .PADDO
  .PADDT
         (oe2pad), // O, tri-state control to pad.
          (DDR Data In Falling), // O, input data from pad at falling edge.
  .DI1
          (DDR Data In Rising) // O, input data from pad at rising edge.
  .DI0
);
//Octal RAM Configuration before using.
reg [7:0] cfg No;
wire [7:0] cfg RegAddr;
wire [7:0] cfg_RegData;
ZOctalRAMCfg ic cfg(
    .iNo(cfg No),
    .oRegAddr(cfg RegAddr),
    .oRegData(cfg RegData)
);
//driven by counter.
reg [15:0] CNT1;
reg [15:0] CNT2;
reg [15:0] Temp DR; //Temporary Data Register.
always @(posedge iClk or negedge iRst N)
if(!iRst N) begin
                                CNT1<=0; CNT2<=0;
                                oOp Done<=0;
                                oPSRAM CE<=1; oPSRAM RST<=1;
                                DDR Data Out Rising<=0; DDR Data Out Falling<=0;
                                cfg No<=0;
                                //From fabric to oe/tri-state control, active low.
                                fab2oe<=0;
```

```
//DQS Tri-State control.
                                //Data Mask for Wring(1: Not Write), Data Strobe for Reading(1: Data Valid).
                                oe DQS DM<=1; DQS DM Out<=0;
                                //EBR 4K Interface.
                                oEBR Wr En<=0;
                                oEBR Wr Data<=0;
                                oEBR Wr Addr<=0;
                        end
else begin
                case (iOp Code)
                        1: //iOp Code=1: Reset IC, RESET# Timing.
                                case(CNT1)
                                        0: //At default, CE=1, RST=1.
                                                begin oPSRAM CE<=1; oPSRAM RST<=1; CNT1<=CNT1+1; end
                                        1: //Device Initialization, tPU>150uS.
                                          //Wait for OctalRAM to be stable after power on.
                                          //f=100MHz, t=1/100MHz(s)=1000/100MHz(ms)=1000_000/100MHz(us)=10uS
                                          //Here we wait 2 times of tPU, 300uS/10uS=30.
                                                if(CNT2==100) begin CNT2<=0; CNT1<=CNT1+1; end
                                                else begin CNT2<=CNT2+1; end
                                        2: //pull down RST while CE=1, tRP>1uS,
                                                begin oPSRAM RST<=0; CNT1<=CNT1+1; end
                                        3: //pull up RST, tRST>=2uS, Reset to CMD valid.
                                                begin oPSRAM RST<=1; CNT1<=CNT1+1; end
                                        4: //generate done signal, single pulse.
                                                begin oOp Done<=1; CNT1<=CNT1+1; end
                                        5: //generate done signal, single pulse.
                                                begin oOp Done<=0; CNT1<=0; end
                                endcase
                        2: //iOp Code=2: Write Mode Register.
                                case(CNT1)
                                        0: //Prepare rising edge data before 1 clock.
                                                begin
                                                        fab2oe<=1; //fabric to oe/tri-state control, tri-state enabled, output.
                                                        //DDR Data Out Rising<=8'h01; //1st clock rising edge data.
                                                        DDR Data Out Rising<=CMD MODE REG WR; //1st clock rising edge data.
                                                        oPSRAM CE<=0; //Pull down CE to start.
                                                        CNT1<=CNT1+1;
                                        1: //1st Clock to issue INST. 8'h01(rising)+8'h02(falling)
                                                begin
                                                        //DDR Data Out Falling<=8'h02; //1st clock falling edge data.
                                                        DDR Data Out Falling<=CMD MODE REG WR; //1st clock falling edge data.
                                                        //DDR Data Out Rising<=8'h19; //2nd clock rising edge data.
                                                        DDR Data Out Rising<=8'h00; //2nd clock rising edge data.
```

```
CNT1<=CNT1+1;
                        end
                2: //2nd Clock, ignore.
                        begin
                                 //DDR Data Out Falling<=8'h87; //2nd clock falling edge data.</pre>
                                 DDR Data Out Falling<=8'h00; //2nd clock falling edge data.
                                 //DDR Data Out Rising<=8'h09; //3rd clock rising edge data.</pre>
                                 DDR Data Out Rising<=0; //3rd clock rising edge data.
                                 CNT1<=CNT1+1;</pre>
                        end
                3: //3rd Clock to issue MA#(ModeRegisterAddress) at falling edge.
                        begin
                                 //DDR Data Out Falling<=8'h01; //3rd clock falling edge data.
                                 DDR Data Out Falling<=cfg RegAddr; //3rd clock falling edge data.
                                 //DDR Data Out Rising<=8'h55; //4th clock rising edge data.
                                 DDR Data Out Rising<=cfg RegData; //4th clock rising edge data.
                                 CNT1<=CNT1+1;</pre>
                        end
                4: //4th Clock to issue MR#(ModeRegisterData) at rising edge, Latency=1.
                        begin
                                 //DDR Data Out Falling<=8'haa; //4th clock falling edge data.
                                DDR Data Out Falling<=0; //4th clock falling edge data.
                                 fab2oe<=0; //fabric to oe/tri-state control, tri-state disabled, input.
                                 CNT1<=CNT1+1;</pre>
                        end
                5: //pull up CE to end.
                        begin oPSRAM CE<=1; CNT1<=CNT1+1; end
                6: //Loop to write all mode registers.
                        begin
                                 if(cfg No==3) begin CNT1<=CNT1+1; end
                                 else begin cfg No<=cfg No+1; CNT1<=0; end
                        end
                7: //generate one single pulse done signal.
                        begin oOp Done<=1; CNT1<=CNT1+1; end
                8: //generate one single pulse done signal.
                        begin
                                 oOp Done<=0; CNT1<=0;
                                 cfg No<=4; //pre-setting read mode register address for iOp Code=3.
                                 oEBR Wr Addr<=0; //pre-setting EMB-4K Write Address.
                        end
                default:
                        begin CNT1<=0; end
3: //iOp Code=3: Read Mode Register and write to EBR 4K.
```

endcase

```
case(CNT1)
        0: //Prepare rising edge data before 1 clock.
                begin
                        oPSRAM CE<=0; //Pull down CE to start.
                        fab2oe<=1; //fabric to oe/tri-state control, tri-state enabled, output.</pre>
                        DDR Data Out Rising<=CMD MODE REG RD; //1st clock rising edge data.
                        CNT1<=CNT1+1;
                end
        1: //1st Clock to issue INST.
                begin
                        DDR Data Out Falling<=CMD MODE REG RD; //1st clock falling edge data.
                        DDR Data Out Rising<=8'h00; //2nd clock rising edge data.
                        CNT1<=CNT1+1;
                end
        2: //2nd Clock, ignore.
                begin
                        DDR Data Out Falling<=8'h00; //2nd clock falling edge data.
                        DDR Data Out Rising<=0; //3rd clock rising edge data.
                        CNT1<=CNT1+1;</pre>
                end
        3: //3rd Clock to issue MA#(ModeRegisterAddress) at falling edge, Latency=1.
                begin
                        DDR Data Out Falling<=cfg RegAddr; //3rd clock falling edge data.
                        fab2oe<=0; //fabric to oe/tri-state control, tri-state disabled, input.
                        CNT1<=CNT1+1:
                end
        4: //4th Clock, Latency=2.
                begin CNT1<=CNT1+1: end
        5: //5th Clock, Latency=3.
                begin CNT1<=CNT1+1; end
        6: //6th Clock, Latency=4.
                                                                         VL (default)
                begin CNT1<=CNT1+1; end
                                                Type
                                                        Operation
        7: //7th Clock, Latency=5.
                                                                   No Refresh
                                                                                 Refresh
                begin CNT1<=CNT1+1; end
                                                                       LC
                                                                                Up to LCx2
                                                          Read
        8: //8th Clock, Latency=6.
                                              Memory
                begin CNT1<=CNT1+1; end
                                                                            WLC
                                                          Write
        9: //8th Clock, Latency=7.
                                                                             LC
                                                          Read
                begin CNT1<=CNT1+1; end
                                              Register
        10: //8th Clock, Latency=8.
                                                                              1
                                                          Write
                begin CNT1<=CNT1+1; end
```

*Note: see	Table 15 for	WLC settings.
------------	--------------	---------------

T FL

LCx2

ŴLC

(LC)

(1)

Latency Type:Fixed. Read Latency=10.

//Only Falling Edge Data is valid, it's D0. 13:

11: //8th Clock, Latency=9.

12: //8th Clock, Latency=10.

begin CNT1<=CNT1+1; end

begin CNT1<=CNT1+1; end

```
begin
                                oEBR Wr En<=1;
                                //oEBR Wr Addr<=0;</pre>
                                oEBR Wr Data<={8'h55, DDR Data In Falling}; //Leading with 0x55 to recognize easily.
                                CNT1<=CNT1+1;
                        end
                14: //pull up CE to end.
                        begin oPSRAM CE<=1; oEBR Wr En<=0; CNT1<=CNT1+1; end
                15: //Loop to read all mode registers.
                        if(cfg No==9) begin cfg No<=0; CNT1<=CNT1+1; end
                        else begin cfg No<=cfg No+1; oEBR_Wr_Addr<=oEBR_Wr_Addr+1; CNT1<=0; end
                16: //generate one single pulse done signal.
                        begin oOp Done<=1; CNT1<=CNT1+1; end
                17: //generate one single pulse done signal.
                        begin oOp Done<=0; CNT1<=0; end
                default:
                        begin CNT1<=0; end
        endcase
4: //iOp Code=4: Sync Write, Address[31:0], Data[15:0].
        //Octal DDR PSRAM device is byte-addressable.
        //Memory accesses must start on even addresses (A[0]='0).
        //Mode Register accesses can start on even or odd address.
        case(CNT1)
                0: //Prepare rising edge data before 1 clock.
                        begin
                                oPSRAM CE<=0; //Pull down CE to start.
                                fab2oe<=1; //fabric to oe/tri-state control, tri-state enabled, output.
                                DDR Data Out Rising<=CMD LINEAR BURST WR; //1st clock rising edge data.
                                //DQS Tri-State control, DQS=0, doesn't mask any data.
                                //Data Mask for Wring(1: Not Write), Data Strobe for Reading(1: Data Valid).
                                oe DQS DM<=1; DQS DM Out<=0;
                                CNT1<=CNT1+1;</pre>
                        end
                1: //1st Clock to issue INST.
                        begin
                                DDR Data Out Falling<=CMD LINEAR BURST WR; //1st clock falling edge data.
                                DDR Data Out Rising<=iAddress[31:24]; //2nd clock rising edge data.
                                CNT1<=CNT1+1;
                        end
                2: //2nd Clock, A[3] (Rising Edge) + A[2] (Falling Edge).
                        begin
                                DDR Data Out Falling<=iAddress[23:16]; //2nd clock falling edge data.
```

```
DDR Data Out Rising<=iAddress[15:8]; //3rd clock rising edge data.
                                CNT1<=CNT1+1;
                        end
                3: //3rd Clock, A[1] (Rising Edge) + A[0] (Falling Edge), Latency=1.
                        begin
                                DDR Data Out Falling<=iAddress[7:0]; //3rd clock falling edge data.
                                DDR Data Out Rising<=0; //4th clock rising edge data.
                                CNT1<=CNT1+1;
                        end
                4: //4th Clock, Latency=2.
                        begin DDR Data Out Rising<=8'h19;DDR Data Out Falling<=8'h87; CNT1<=CNT1+1; end
                5: //5th Clock, Latency=3.
                        begin DDR Data Out Rising<=8'h19;DDR Data Out Falling<=8'h87;CNT1<=CNT1+1; end
                6: //6th Clock, Latency=4.
                        begin
                                DDR Data Out Rising<=8'h19/*iData[15:8]*/;
                                DDR Data Out Falling<=8'h87/*iData[7:0]*/;CNT1<=CNT1+1; end
                7: //7th Clock, Latency=5.
                        begin
                                DDR Data Out Rising<=8'h5A/*iData[15:8]*/;
                                DDR Data Out Falling<=8'h49/*iData[7:0]*/;CNT1<=CNT1+1; end
                8: //8th Clock, Output Data.
                        begin
                                DDR Data Out Rising<=8'h33/*iData[15:8]*/;
                                DDR Data Out Falling<=8'hFF/*iData[7:0]*/;CNT1<=CNT1+1; end
                9: //pull up CE to end.
                        begin oPSRAM CE<=1; CNT1<=CNT1+1; end
                10: //generate one single pulse done signal.
                        begin oOp Done<=1; CNT1<=CNT1+1; end
                11: //generate one single pulse done signal.
                        begin oOp Done<=0; CNT1<=0; end
                default:
                        begin CNT1<=0; end
        endcase
5: //iOp Code=5: Sync Read, iAddress[31:0], oData[15:0].
//Octal DDR PSRAM device is byte-addressable.
//Memory accesses must start on even addresses (A[0]='0).
//Mode Register accesses can start on even or odd address.
        case(CNT1)
                0: //Prepare rising edge data before 1 clock.
                        begin
                                oPSRAM CE<=0; //Pull down CE to start.
                                fab2oe<=1; //fabric to oe/tri-state control, tri-state enabled, output.</pre>
                                DDR Data Out Rising<=CMD SYNC RD; //1st clock rising edge data.
                                //DQS Tri-State control, High-Z.
```

```
//Data Mask for Wring(1: Not Write), Data Strobe for Reading(1: Data Valid).
                oe DQS DM<=0;
                CNT1<=CNT1+1;
        end
1: //1st Clock to issue INST.
        begin
                DDR Data Out Falling<=CMD SYNC RD; //1st clock falling edge data.
                DDR Data Out Rising<=iAddress[31:24]; //2nd clock rising edge data.
                CNT1<=CNT1+1;</pre>
        end
2: //2nd Clock, A[3] (Rising Edge) + A[2] (Falling Edge).
        begin
                DDR Data Out Falling<=iAddress[23:16]; //2nd clock falling edge data.
                DDR Data Out Rising<=iAddress[15:8]; //3rd clock rising edge data.
                CNT1<=CNT1+1;</pre>
        end
3: //3rd Clock, A[1] (Rising Edge) + A[0] (Falling Edge), Latency=1.
        begin
                DDR Data Out Falling<=iAddress[7:0]; //3rd clock falling edge data.
                fab2oe<=0; //fabric to oe/tri-state control, tri-state disabled, input.
                DDR Data Out Rising<=0; //4th clock rising edge data.
                CNT1<=CNT1+1;</pre>
        end
4: //4th Clock, Latency=2.
        begin
                DDR_Data_Out_Falling<=0; //4th clock falling edge data.
                CNT1<=CNT1+1;
        end
5: //5th Clock, Latency=3.
begin
        oEBR Wr En<=1; oEBR Wr Addr<=0;
        oEBR_Wr_Data<={DDR_Data_In_Rising,DDR_Data_In_Falling};
        //oEBR Wr Data<=16'h2222;
        CNT1<=CNT1+1;
end
6: //6th Clock, Latency=4.
begin
        oEBR Wr En<=1; oEBR Wr Addr<=1;
        oEBR Wr Data<={DDR Data_In_Rising,DDR_Data_In_Falling};</pre>
        //oEBR Wr Data<=16'h2222;
        CNT1<=CNT1+1;</pre>
end
7: //7th Clock, Latency=5.
begin
```

```
oEBR Wr En<=1; oEBR Wr Addr<=2;
        oEBR Wr Data<={DDR Data In Rising,DDR Data In Falling};
        //oEBR Wr Data<=16'h2222;
        CNT1<=CNT1+1;</pre>
end
8: //8th Clock, Latency=6.
begin
        oEBR Wr En<=1; oEBR Wr Addr<=3;
        oEBR Wr Data<={DDR Data In Rising,DDR Data In Falling};
        //oEBR Wr Data<=16'h2222;
        CNT1<=CNT1+1;</pre>
end
9: //9th Clock, Latency=7.
begin
        oEBR Wr En<=1; oEBR Wr Addr<=4;
        oEBR Wr Data<={DDR Data In Rising,DDR Data In Falling};
        //oEBR Wr Data<=16'h2222;
        CNT1<=CNT1+1;</pre>
end
10: //10th Clock, Latency=8.
begin
        oEBR Wr En<=1; oEBR Wr Addr<=5;
        oEBR_Wr_Data<={DDR_Data_In_Rising,DDR_Data_In_Falling};
        //oEBR Wr Data<=16'h2222;
        CNT1<=CNT1+1;</pre>
end
11: //11th Clock, Latency=9.
begin
        oEBR_Wr_En<=1; oEBR_Wr_Addr<=6;
        oEBR_Wr_Data<={DDR_Data_In_Rising,DDR_Data_In_Falling};
        //oEBR Wr Data<=16'h2222;
        CNT1<=CNT1+1;</pre>
end
12: //12th Clock, Latency=10.
begin
        oEBR_Wr_En<=1; oEBR_Wr_Addr<=7;
        oEBR Wr Data<={DDR Data In Rising,DDR Data In Falling};</pre>
        //oEBR Wr Data<=16'h2222;
        CNT1<=CNT1+1;
end
13: //13th Clock, Latency=11.
begin
        oEBR Wr En<=1; oEBR Wr Addr<=8;
        oEBR Wr Data<={DDR Data In Rising,DDR Data In Falling};
        //oEBR Wr Data<=16'h2222;
        CNT1<=CNT1+1;</pre>
end
```

```
14: //14th Clock, Latency=12.
begin
        oEBR Wr En<=1; oEBR Wr Addr<=9;
        oEBR Wr Data<={DDR Data In Rising,DDR Data In Falling};
        //oEBR Wr Data<=16'h2222;
        CNT1<=CNT1+1;</pre>
end
15: //14th Clock, Latency=13.
begin
        oEBR Wr En<=1; oEBR Wr Addr<=10;
        oEBR Wr Data<={DDR Data In Rising,DDR Data In Falling};
        //oEBR Wr Data<=16'h2222;
        CNT1<=CNT1+1;</pre>
end
16: //14th Clock, Latency=14.
begin
        oEBR Wr En<=1; oEBR Wr Addr<=11;
        oEBR Wr Data<={DDR Data In Rising,DDR Data In Falling};
        //oEBR Wr Data<=16'h2222;
        CNT1<=CNT1+1;</pre>
end
17: //14th Clock, Latency=15.
begin
        oEBR Wr En<=1; oEBR Wr Addr<=12;
        oEBR Wr Data<={DDR Data In Rising,DDR Data In Falling};
        //oEBR Wr Data<=16'h2222;
        CNT1<=CNT1+1;
end
18: //14th Clock, Latency=16.
begin
        oEBR Wr En<=1; oEBR Wr Addr<=13;
        oEBR Wr Data<={DDR Data In Rising,DDR Data In Falling};
        //oEBR Wr Data<=16'h2222;
        CNT1<=CNT1+1;
end
19: //14th Clock, Latency=17.
begin
        oEBR Wr En<=1; oEBR Wr Addr<=14;
        oEBR Wr Data<={DDR Data In Rising,DDR Data In Falling};
        //oEBR Wr Data<=16'h2222;
        CNT1<=CNT1+1;</pre>
end
20: //14th Clock, Latency=18.
begin
        oEBR Wr En<=1; oEBR Wr Addr<=15;
        oEBR Wr Data<={DDR Data In Rising,DDR Data In Falling};
        //oEBR Wr Data<=16'h2222;
```

```
CNT1<=CNT1+1;
                end
                21: //14th Clock, Latency=19.
                begin
                         oEBR Wr En<=1; oEBR Wr Addr<=16;
                         oEBR Wr Data<={DDR Data In Rising,DDR Data In Falling};
                         //oEBR Wr Data<=16'h2222;
                         CNT1<=CNT1+1;</pre>
                end
                22: //14th Clock, Latency=20.
                begin
                         oEBR Wr En<=1; oEBR Wr Addr<=17;
                         oEBR Wr Data<={DDR Data In Rising,DDR Data In Falling};
                         //oEBR Wr Data<=16'h2222;
                         CNT1<=CNT1+1;</pre>
                 end
                23: //Read Data In, Falling Edge data is valid, it's D0.
                         begin
                                 oEBR Wr En<=1; oEBR Wr Addr<=18;
                                 oEBR Wr Data<={DDR Data In Rising,DDR Data In Falling};
                                 //oEBR Wr Data<=16'h2222;
                                 CNT1<=CNT1+1;</pre>
                         end
                 24: //Read Data In, Rising Edge data is valid, it's D1.
                         begin
                                 oEBR Wr En<=1; oEBR Wr Addr<=19;
                                 oEBR_Wr_Data<={DDR_Data_In_Rising,DDR_Data_In_Falling};</pre>
                                 //oEBR Wr Data<=16'h3333;
                                 CNT1<=CNT1+1;</pre>
                         end
                25: //Pull CE up to end.
                         begin oPSRAM_CE<=1; oEBR_Wr_En<=0; CNT1<=CNT1+1; end</pre>
                26: //generate one single pulse done signal.
                         begin oOp Done<=1; CNT1<=CNT1+1; end
                27: //generate one single pulse done signal.
                         begin oOp Done<=0; CNT1<=0; end
        endcase
default:
        begin oOp Done<=0; end
```

end

endcase

endmodule