

```
`timescale 1ps/1ps
```

```
module ZOctalRAMCfg(
    input [7:0] iNo,
    output reg [7:0] oRegAddr,
    output reg [7:0] oRegData
);
```

```
always @(*)
begin
```

```
    case(iNo)
```

```
    0:
```

```
        //Mode Register Address, MA[7:0]='h00;
```

```
        // [OP7:OP6]=00, [OP5]=0, Latency Type, variable. [OP4:OP2]=010 (Read Latency=5~10), 133MHz. [OP1:OP0]=00, Drive Strength, Full(25-OHMS
```

```
default).
```

```
        //00_0_010_00=0x08
```

```
        //In order to control Memory-Read Latency, we set Latency Type to Fixed.
```

```
        // [OP7:OP6]=00, [OP5]=1, Latency Type, Fixed. [OP4:OP2]=010 (Read Latency=10), 133MHz. [OP1:OP0]=00, Drive Strength, Full(25-OHMS
```

```
default).
```

```
        //00_1_010_00=0x28 Latency Type: Fixed. Read Latency=10.
```

```
        // [OP7:OP6]=00, [OP5]=1, Latency Type, Fixed. [OP4:OP2]=000 (Read Latency=6), 66MHz. [OP1:OP0]=00, Drive Strength, Full(25-OHMS
```

```
default).
```

```
        //00_1_000_00=0x20
```

```
        begin oRegAddr=8'h00; oRegData=8'h28; end
```

```
    1:
```

```
        //Mode Register Address, MA[7:0]='h04;
```

```
        //Write Latency Code, [OP7:OP5]=010 (Write Latency=5), Refresh Frequency Rate, [OP4:OP3]=00, PASR, [OP2:OP0]=000
```

```
        //010_00_000=0x40
```

Write Latency=5

```
        //I changed this configuration to see if Mode Register Write&Read was succeed.
```

```
        //Write Latency Code, [OP7:OP5]=010 (Write Latency=5), Refresh Frequency Rate, [OP4:OP3]=00, PASR, [OP2:OP0]=111
```

```
        //010_00_111=0x47
```

```
        //Write Latency Code, [OP7:OP5]=000 (Write Latency=3), Refresh Frequency Rate, [OP4:OP3]=00, PASR, [OP2:OP0]=000
```

```
        //000_00_000=0x00
```

```
        begin oRegAddr=8'h04; oRegData=8'h40; end
```

```
    2:
```

```
        //Mode Register Address, MA[7:0]='h06;
```

```
        //Half Sleep, [OP7:OP0]='hF0
```

```
        begin oRegAddr=8'h06; oRegData=8'hF0; end
```

```
    3:
```

```
        //Mode Register Address, MA[7:0]='h08;
```

```
        // [OP7]=0, [OP6]=0, [OP5:OP4]=rsvd, [OP3]=RBX, [OP2]=Burst Type, [OP1:OP0]=Burst Length.
```

```
        //0_0_xx_x_0_00
```

```
        begin oRegAddr=8'h08; oRegData=8'h00; end
```

Table 5: Read Latency Codes MR0[5:2]

Variable Latency

Fixed Latency

MR0[4:2]	VL Codes (MR0[5]=0)		FL Codes (MR0[5]=1)	Max Input CLK Freq (MHz)	
	Latency (LC)	Max push out (LCx2)	Latency (LCx2)	Standard	Extended
000	3	6	6	66	66
001	4	8	8	109	109
010	5 (default)	10	10	133	133
011	6	12	12	166	166
100	7	14	14	200	200
others	reserved			-	-

MR4[7:5]	Write Latency Codes (WLC)	Fmax (MHz)
000	3	66
100	4	109
010	5 (default)	133
110	6	166
001	7	200
Others	reserved	-

Table 15: Write Latency MR4[7:5]

WLC=Write Latency Codes

Write latency, WLC, is default to 5 after power up. Use MR Write to set write latencies according to write latency table. When operating frequency exceeding Fmax listed in the table will result in write data corruption.

```

////////////////////////////////////
//MA: Read Mode Register Address.
4:
    begin oRegAddr=8'h00; oRegData=8'h00; end
5:
    begin oRegAddr=8'h01; oRegData=8'h00; end
6:
    begin oRegAddr=8'h02; oRegData=8'h00; end
7:
    begin oRegAddr=8'h03; oRegData=8'h00; end
8:
    begin oRegAddr=8'h04; oRegData=8'h00; end
9:
    begin oRegAddr=8'h08; oRegData=8'h00; end
default:
    begin oRegAddr=0; oRegData=0; end
endcase
end
endmodule

```