

# *Routing Architecture Design Basics*

1



## Topics

- Tradeoffs: area, routability, performance
- Architecture
  - Segmented wiring
  - Switch boxes
  - Connection boxes

2


# Routing Architecture

- Determines the way in which wiring segments and programmable switches are positioned.
- Three concerns:
  - Area
  - Routability
  - Performance
- *Routability* – capability to accommodate all signal nets of a design.
- *Performance* – keep propagation delay low.

3

## Importance of Routing Architecture

- Engineers found that 60% logic utilization was good, 70% great, and 80% a practical impossibility. *Why?* 用太多logic resources可能造成route不出來的情況



Competing for die area

4

# Interconnect strategies for FPGA

## ■ Observation:

- Some nets are short, some are long

## ■ Solution:


- Provide different types of wires:

- Short wires: local LE connections.
- Global wires: long-distance, buffered communication.
- Special wires: clocks, etc.

5

# Paths in Programmable Interconnect

- How to make connection from LE to channel?
- How to make connection between channels?




6

# Interconnect Richness

- Within a channel:
  - How many wires?
  - Length of segments?
  - Number of connections from LE to channel?
- Between channels:
  - Number of connections between channels?
  - Channel structure?  
直的和橫的在junction內怎麼連接


7

# Interconnect Network



8

# Channel Segmentation



9

## Segmented Wiring

Length 1 較靈活 但要經過較多的switches, worse performance




Length 2



10


# Offset Segments

錯置




11

## Connections between Channels: Switchbox Design



12

# Switch Box Implementation




A Switch Box

Example routing of 5 nets

13

## Connections from LE to Channel: Connection Box Design



Connection box

14

# Drawbacks of Programmable Interconnect

- Switches add delay.
- Transistor off-state is worse in advanced technologies.  
leakage power  
除非使用finfet才會好一點 如7nm製程
- FPGA interconnect has extra length  $\Rightarrow$  added capacitance.
- Some wires will not be utilized.

