Programming Technologies and Logic Element Design

Topics

- *What makes PLDs programmable?*
- *Why are they capable of realizing different combinational and sequential logic?*
- *What are SRAM-based FPGA, antifuse-based FPGA, MUX-based FPGA, ...?*
- *Choices of programming technologies?*
- *Typical logic element structures?*

Programmable Switches

- Programmable switches are used for connections of wire segments in a FPLD.

- A FPLD contains over millions of programmable switches.

- So they should
  - consume as little chip area as possible
  - have <mark>low ON resistance</mark> and <mark>very high OFF resistance</mark>
    - small power comsumption   no leakage power
  - contribute low parasitic capacitance
 - be easy to fabricate in a large number reliably.

Programming Switches

- SRAM-based
  - volatile   require loading from an external device at power up
  - reprogrammable
- Antifuse-based
  - non-volatile
  - non-reprogrammable
- Flash-based
  - non-volatile
  - reprogrammable
- Which one is better???

各有優劣。 速度 面積 non-volatile reprogrammable

SRAM-based Programmable Connection

- Use a SRAM cell to control a pass transistor or multiplexer.
- Bit in SRAM determines state of connection.

SRAM-based Programmable Connection

共 6 個 transistors

Antifuse-based Programmable Connection

- Use antifuse as programmable switch.
- Antifuse – the opposite of regular fuse i.e., open until a programming current is forced through it.

area較sram小
速度較快 (R 較小)

Routing Tracks

Metal 3

Amorphous Silicon/
Dielectric Antifuse

Tungsten Plug Via
Tungsten Plug Via

Metal 2

Metal 1

Tungsten Plug
Contact

Silicon Substrate

Source: Actel Corp.

Flash-based Programmable Connection

- Use EEPROM transistor as programmable switch.

electrically erasable programmable ROM比 erasable programmable ROM (EPROM)方便

- An n-channel EEPROM switch is programmed (electrons get trapped on floating gate) by applying higher-than-operation voltages to the drain and the control gate.


Control gate

Floating gate

Si

e⁻ Si e⁻

Drain

Oxide

Source

n+

n+

p-type silicon substrate

Flash-based Programmable Connection

just like normal one — unprogrammed

programmed — 如果electron trapped在floating gate => open

$A \cdot \overline{B}$ f

$A \cdot C$

A   B   C

A	B	f
0	0	0
0	1	0
1	0	0
1	1	0

Programming Technologies Comparison

| Technology	SRAM	Poly-diffusion antifuse	Metal-metal antifuse	Flash
Manufacturing complexity	+ (最簡單)	-	-	-
Size	largest	small	occupy no device floor	medium
ON resistance	medium	small	smallest	medium
OFF capacitance (the smaller the better)	medium	small	smallest	medium
Reprogrammable?	Yes	No	No	Yes
Volatile?	Yes	No	No	No

# Interconnect: Antifuse vs SRAM-based

Antifuse-based
interconnect

SRAM-based
interconnect

Source: Actel Corp.

Size Comparsion of SRAM vs Flash

SRAM-based PLD

flash-based PLD

Source: Actel Corp.

Programmable Fabrics

- Logic cells
- Interconnect

Logic module   I/O module   Routing tracks

FPGA

Logic Cell

- A <u>logic element</u> has a fixed number of inputs and outputs.
- A LE can implement a certain set of functions.
- FPGA's LE
  - ☐ SRAM-based (lookup table based)
  - ☐ MUX-based
- CPLD's LE
  - ☐ Programmable array logic (PAL) based

SRAM-Based FPGA

Programmable routing structure

Programmable Lookup Tables (LUTs)

www.entegra.co.uk/ fpga_adc_dac_virtex_hsa.htm

LUT

x
y
z
f

SRAM

f

0
0
1
...
1
0

K. Bazargan

Look-Up Table (LUT)

- Combinatorial logic is stored in look-up tables (LUTs)
  - □ Capacity is limited by the number of inputs, not by the complexity   **2 ^ (#input)**
- Delay through the LUT is constant

Combinatorial Logic

A
B
C
D
Z

A	B	C	D	Z
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
.	.	.		
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

LUT Functionality

x_1	x_2	x_3	x_4	y
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0

x_1	x_2	x_3	x_4	y
0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	1
1	1	1	0	0
1	1	1	1	0

不管複不複雜都能用一個LUT表示
takes the same area and delay

# LUT Structure

n不能太大 所以通常都會把F拆成sub functions

n-input LUT

Use SRAM for LUT

- Use SRAM as lookup table for combinational function.

What configuration will get $f = x_1' x_2 + x_1 x_2'$?

x1	x2	f
0	0	0
0	1	1
1	0	1
1	1	0

SRAM (LUT)-Based Logic Cell

- Logic cell includes combinational function + flip-flop(s).
- Flip-flop is selected into the circuit as needed.

configuration bit

LUT

D   Q

LE out

Logic cell

Evaluation of SRAM-based LUT

- k-input LUT can handle <u>all functions</u> of $\leq$ k inputs.

- <u>All logic functions take the same amount of space.</u>

- SRAM is <u>larger than</u> static gate equivalent of function.

- All functions have <u>the same delay.</u>

- Burns power at idle (<u>leakage power</u>)

- Shutdown not practical since power must be maintained to retain configuration. shutdown 來減少 leakage power不太實際 因為全部內容都會消失

FINFET   https://kknews.cc/design/6p324j3.html

Static CMOS gate vs. LUT

- Number of transistors:
  - NAND/NOR gate has 2n transistors. CMOS 4-input NAND： 8 transistor gate 但越複雜越多
  - 4-input LUT has 80 transistors in SRAM, 96 in multiplexer.

- Delay:
  - 4-input NAND gate has 9τ delay. 越複雜越大
  - SRAM decoding has 21τ delay. 對每個function都是

- Power:
  - <u>Shutdown of static CMOS logic can reduce leakage power.</u>
  - Shutdown of SRAM not practical since power must be maintained to retain configuration.

MUX-based Logic Cell

- Consists of a few multiplexers and simple logic gates. A mux with n selection inputs can implement any functions of <= n+1 variables

- Programmed by connecting variables or constants to the inputs of the logic cell.

data input

d0
d1
d2
d3

out

a0 a1   b0 b1

selection input

What configuration will get $f = x_1' x_2 + x_1 x_2'$?

d1'd2 + d1d2'

PAL-based Logic Cell

- CPLDs use logic cells evolved from a PAL-based architecture.

- Each logic cell consists of wide fan-in (20 to over 100 inputs) AND gates feeding into an OR gate.

. . .

Altera 5000 series macrocell (simplified)

Idea behind each Logic Cell Type

- ## SRAM-based **(LUT)**
  - Use SRAM to store <u>the truth table of a function</u>
- ## MUX-based
  - Use <u>multiplexers</u> as function generator
- ## PAL-based
  - Use a <u>sum of product</u> approach to implement function

SRAM-based FPGAs

- Program logic functions & interconnects using SRAM.
- Advantages
  - Reprogrammable
  - Dynamically reconfigurable 可以只reconfigure某部分
  - Uses standard processes use Cmos
- Disadvantages
  - <u>Higher static power dissipation than antifuse and flash</u>, and shutdown is not practical since power must be maintained to retain configuration.
  - Require loading from external device at power up (extra device, extra time, extra power).
  - Possible to steal, disrupt configuration bits.

Antifuse-based FPGAs

- Use antifuse for programmability.
- Logic blocks in antifuse-based FPGAs are generally based on multiplexing (hence also called MUX-based FPGAs). **p.23**
- Advantages
  - ☐ Non-volatile
  - ☐ Permanent (suitable for high radiation environment)
  - ☐ Lower static power consumption and shutdown is ok
  - ☐ Design security
- Disadvantages
  - ☐ Non-reprogrammable
  - ☐ Require more than standard processes

Flash-based FPGAs

- Use flash-based switches for programmability.
- Logic blocks generally based on multiplexing.
- Advantages
  - ☐ Non-volatile
  - ☐ Lower static power consumption and shutdown is ok
  - ☐ Design security
  - ☐ Reprogrammable
- Disadvantage
  - ☐ Require more than standard processes
- Remark: Hybrid "flash-SRAM" FPGAs simply combine flash-based storage (hold configuration pattern) and SRAM-based logic structure on one chip

SRAM, Antifuse, and FLASH-FPGAs Compared

	SRAM	Antifuse	FLASH
Technology node	state-of-the-art	1 or more generations behind	1 or more generations behind
Reprogrammable	Yes	No	Yes
Volatile	Yes	No	No
External config. file	Yes	No	No
Instant-on	No	Yes	Yes
IP security	Acceptable (w/ encryption)	V. good	V. good
Size of config. cell	Large (6 transistors)	V. small	Medium-small (2 transistors)
Power consumption	High	Low	Medium
Radiation immunity	No	Yes	No

Reading

- "Flash Flood – inside FPGAs' Non-volatile Companions", *FPGA and Structured ASIC Journal*, www.fpgajournal.com
- "Design Security in Nonvolatile Flash and Antifuse FPGAs", *D & R Industry Articles*, www.design-reuse.com