

2023 EE5250 VLSI Design Homework 1

Due date:2023/10/19

- * The following should be included in your report:
- (a) picture of schematic
 - (b) 0.18um/14nm HSPICE netlist & simulation file (in form of attached file, no waveform file)
 - (c) picture of waveform with cursor values
 - (d) your comment

1. Run simulation to answer the following question. (40%)
- (a) Please design a INVERTER schematic with $(W/L)_n = 1\mu\text{m}/0.18\mu\text{m}$ while $(W/L)_p$ is your design. Design the transfer curve according to Fig. 1 with $V_{DD} = 1\text{V}$ and transition point $V_M = 0.5V_{DD}$. ($V_{out} = 0.5V_{DD}@V_{in} = 0.5V_{DD}$) in 3 process corner. (TT, SS, FF)
- Please print out both input and output waveforms in each condition.
- (b) Comment on the different PMOS size in each corner.

corner	PMOS size (W/L)
TT	
SS	
FF	

2. Run simulation to answer the following question. (40%)
- (a) Please design a INVERTER schematic with length=14nm while n_{fin_n} and n_{fin_p} are your design. Design the transfer curve according to Fig. 1 with $V_{DD} = 0.8\text{V}$ and transition point $V_M = 0.5V_{DD}$. ($V_{out} = 0.5V_{DD}@V_{in} = 0.5V_{DD}$) in 3 process corner. (TT, SS, FF)
- Please print out both input and output waveforms in each condition.
- (b) Comment on your design in each corner.

corner	n_{fin_n}	n_{fin_p}
TT		
SS		
FF		




Fig. 1

3. Compare the result of two different process. (20%)

By CCHsieh