# 超大型積體電路測試 VLSI testing Homework II



系所:電子所碩一

中文姓名:李聖謙、賴家均

英文姓名:Sheng-Qian-Li、Jia-Jun-Lai

學號:111063517、111063578

授課老師:黃錫瑜

111063517 李聖謙: RTL Code、Test bench、Compiler、DFT、ATPG、Report 111063578 賴家均: Algorithm、RTL Code、Test bench、Compiler

(a) (20%) Write the **RTL code** in Verilog or VHDL that takes in two 8-bit positive integers, A[7:0] and B[7:0], and produces its quotient Q[7:0] and remainder R[7:0].

### RTL Code


```
1
     module divide_8bit ( clk, rst_n, in_valid, dividend, divisor, remainder, quotient, out_valid);
    input clk;
3
     input rst_n;
5 input in_valid;
 6 input [7:0] dividend;
                                //被除數
    input [7:0] divisor;
                                //除數
8
    output reg out_valid;
9
    output reg [7:0] remainder;
10 output reg [7:0] quotient;
11
12
     reg[2:0] C_STATE , next_state;
    reg [7:0] counter;
13
14 reg [15:0] remainder_state, divisor_state;
15
16
     parameter IDLE = 2'b00;
17
     parameter SHIFT = 2'b01;
18 parameter SUBSTRACT = 2'b10;
19
     parameter RESULT = 2'b11;
20
21
     always@(posedge clk or negedge rst_n)
22
     begin
23
         if (!rst n) begin
24
             C_STATE <= IDLE;</pre>
25
26
         else begin
          C_STATE <= next_state;</pre>
27
         end
28
29
30
31
     always @(*) begin
32
         case(C_STATE)
33
34
             IDLE : begin
35
                 if(in_valid) next_state = SHIFT;
                 else next_state = IDLE;
36
37
38
39
             SHIFT: if(counter < 8)begin
                        next_state = SUBSTRACT;
40
41
                      end
                      else begin
42
43
                        next_state = RESULT;
44
45
             SUBSTRACT : if(counter < 8)begin
46
47
                        next_state = SHIFT;
48
49
                     else begin
50
                        next state = RESULT;
51
52
             RESULT : next_state = IDLE;
53
54
             default next_state = C_STATE;
55
         endcase
56
57
```

```
58
      //////// remainder_state & divisor_state //////////
      always @(posedge clk or negedge rst_n) begin
59
60
         if(!rst_n)begin
61
             remainder state <= 16'b0;
             divisor_state <= 16'b0;</pre>
62
 63
         else if(in valid)begin
64
 65
             remainder_state <= {8'b000000000, dividend};</pre>
             divisor_state <= {divisor, 8'b000000000};</pre>
66
 67
         end
         else if (C_STATE == IDLE) begin
 68
             remainder_state <= {8'b00000000, dividend};</pre>
69
 70
             divisor_state <= {divisor, 8'b000000000};</pre>
 71
         end
 72
         else if (C STATE == SHIFT) begin
 73
             remainder_state <= remainder_state << 1;</pre>
 74
         end
 75
         else if (C_STATE == SUBSTRACT) begin
             if(remainder_state >= divisor_state)
 76
 77
                 remainder_state <= remainder_state - divisor_state + 1;</pre>
 78
             else begin
 79
                remainder_state <= remainder_state;</pre>
 80
             end
81
         end
 82
         else begin
83
             remainder_state <= 16'b0;
 84
             divisor_state <= 16'b0;</pre>
85
         end
 86
      end
87
      88
89
      always @(posedge clk or negedge rst_n) begin
         if(!rst_n)begin
90
91
             counter <= 0;
92
93
         else if(C_STATE == IDLE) begin
94
            counter <= 0;
95
         end
         else if(C STATE == SHIFT)begin
96
97
           counter <= counter + 1;
98
99
         else if(C_STATE == SUBSTRACT)begin
100
          counter <= counter;
         end
101
102
         else if(C_STATE == RESULT)begin
103
            counter <= 0;
104
         else counter <= 0;
105
106
107
108
      109
      always @(posedge clk or negedge rst_n) begin
110
         if(!rst_n)begin
            remainder <=8'b0;
111
112
         else if (C_STATE == IDLE) begin
113
114
           remainder <=8'b0;
115
         end
116
         else begin
117
           remainder <= remainder_state[15:8];
118
119
     end
120
```

```
121
122
     always @(posedge clk or negedge rst_n) begin
123
        if(!rst_n)begin
          quotient <= 8'b0;
124
        end
125
126
        else if (C STATE == IDLE) begin
127
        quotient <= 8'b0;
        end
128
        else begin
129
130
          quotient <= remainder_state[7:0];</pre>
        end
131
132
133
134
     135
     always @(posedge\ clk\ or\ negedge\ rst_n)begin
136
        if(!rst_n) out_valid <= 0;</pre>
137
138
        else if (C_STATE == RESULT) begin
         out_valid <= 1;
139
140
141
142
        else out_valid <= 0;</pre>
     end
143
144
145
     endmodule
```

此 RTL Code 我們使用了 Finite State Machine 實現 8-bits 的 divider,以下是 FSM 的狀態圖。

Divider - Finite State Machine



(b) (20%) **Verify the correctness of your RTL code** by a test bench. You should try it out by at least 3 pairs of input numbers.

# Test bench

```
`timescale 1ns/1ps
`define CYCLE_TIME 2
         module testbench;
         parameter period = `CYCLE_TIME;
         reg rst_n;
reg in_valid;
                                                   //被除數
//除數
ior*
        reg [7:0] dividend;
reg [7:0] divisor; //除數
reg [7:0] correct_quotient;
reg [7:0] correct_remainder;
         wire [7:0] quotient; //[商]
wire [7:0]remainder; //餘數
wire out_valid;
         when out_valid;
integer i;
integer err_cnt;
divide_8bit u1(
.clk(clk),
.rst_n(rst_n),
.in_valid(in_valid),
.out_valid(out_valid),
divident(divident)
19
20
21
               .dividend(dividend),
.divisor(divisor), //除數
.quotient(quotient), //[商]
                                                                           //被除數
                .remainder(remainder) //餘數
         reset task;
                begin
input_1;
check_task;
end
45
               if (err_cnt !== 0) fail_task;
else pass_task;
end
         //reset
         task reset_task;
               begin

clk = 0;

rst_n = 1'b1;
                   rst_n = 1'b1;

dividend = 0;

divisor = 0;

in_valid = 0;

err_cnt = 0;

#(period/2.0) rst_n = 0;

#(period/2.0) rst_n = 1;
         endtask
//----
         //input 1
                 begin
    in_valid = 1;
    dividend = ($random)%256;
    divisor = ($random)%255 + 1;
    correct_quotient = dividend/divisor;
    correct_remainder = dividend % divisor;
    $write("\n\tinput");
    $write("%d \t %d \t %d \t\t %d \t\t %d \t\t %d",i+1,dividend,divisor,correct_quotient,correct_remainder);
    record() &(nagadaga | b).
                      repeat(1) @(negedge clk);
in valid = 0;
dividend = 8'bx;
divisor = 8'bx;
         task check_task; begin
               #(17*period) @(negedge clk);
               #(17*Period) @(negedge clk);
if(out_valid)begin
$write("\t\t %d \t %d",quotient,remainder);
if((correct_quotient !== quotient) || (correct_remainder !== remainder))
begin
$display(" >.<");
err_cnt = err_cnt + 1;
end
also begin</pre>
                     else begin
| $display("
end
         repeat(1) @(negedge clk);
end endtask
```

```
task pass_task; begin

$display("\n\033[1;32m%d Error \n",err_cnt);

$display("\033[1;33m 'oo+oy+'

$display("\033[1,33m /h'----+y
101
                                                           103
                                                                                                                                                                                                                                                                                    104
                  $display("\033[1;33m
$display("\033[1;33m
$display("\033[1;33m
$display("\033[1;33m
$display("\033[1;33m
 105
107
                 Sdisplay("\033[1;33m

$display("\033[1;33m

$display("\033[1;31m

$display("\033[1;31m

$display("\033[1;31m
108
111
112
114
115
116
118
                                                                     119
                  $display("\033[1;31m
$display("\033[1;31m
$display("\033[1;31m
$display("\033[1;31m
$display("\033[1;31m
$display("\033[1;31m
$display("\033[1;31m
$display("\033[1;31m
                                                         125
126
129
                  $display("\033[1;31m
$display("\033[1;31m
$display("\033[1;31m
$display("\033[1;31m
130
 132
133
                  $display("\033[1;31m

$display("\033[1;31m

$display("\033[1;33m

$display("\033[1;33m

$display("\033[1;33m

$display("\033[1;33m
135
136
137
                                                                                                                                                                                                                                                                                     ");
");
                 138
139
141
                                                                                                                                                                                                                                                                                      ");
142
145
146
                                                                                                                                                                                                                                                                                     ");
");
");
");
");
");
");
");
 148
149
153
                                                                                                                                                                -/0+::----:+----00///+9
154
155
                                                                                                                                                                    ./+o+::----:y///s
./+oo/----oo/+h
156
                                                                                                                                                                                     `://+++syo
                  repeat(5)
$finish;
159
160
           end
           task fail_task; begin
163
                 k rall_task; begin
$display("\nFAIL!! There were %d errors in all.\n", err_cnt);
$display("
$display(")
164
165
                                                                                                                  /s:----+s`
y/-----:y
`-:/od+/----y`
167
                168
                  $display("
$display("
$display("
$display("
$display("
169
                                                                                                                                                                                176
179
180
183
184
187
 188
189
193
197
201
202
205
                  repeat(5) @(negedge clk);
$finish;
206
209
           initial begin
210
                  $sdf_annotate("gcd_syn.sdf", u1);
$fsdbDumpfile("./lai_rtl.fsdb");
                  $fsdbDumpvars;
214
                                                                                                                                         6
```


#### Test bench result

```
Test time
                  Dividend Divisor
                                  Correct Quotient Correct Remainder | Quotient Remainder
input
input
input
                   101
                                                                           25
                           38
input
input
                          183
                           248
input
                   249
input
input
          10
 0 Error
                                            Congratulation!!!
PASS This Lab.....Maybe
```


測試 10 筆 input 接通過。

(c) (20%) Use a synthesis script to convert your RTL code into a gatelevel netlist. Report the final gate count, the maximum operating speed (in MHz) and the estimated power dissipation in (mW) using Design Compiler.

Non scan chain - Gate level netlist



#### Non scan chain



# Power dissipation

```
Global Operating Voltage = 0.9
 Power-specific unit information :
       Voltage Units = 1V
       Capacitance Units = 1.000000pf
       Time Units = 1ns
       Dynamic Power Units = 1mW
                                                            (derived from V,C,T units)
      Leakage Power Units = 1pW
    Cell Internal Power = 764.3447 uW (95%)
    Net Switching Power = 43.1505 uW
                              | | | | -----
Total Dynamic Power
                                           = 807.4951 uW (100%)
Cell Leakage Power = 8.5203 uW
| | | | | Internal Switching
Power Group Power Power
                                                                                           Leakage
                                                                                                                                    Total
                                                                                                                                          Power ( % ) Attrs

        io_pad
        0.0000
        0.0000
        0.0000
        0.0000
        ( 0.00%)

        memory
        0.0000
        0.0000
        0.0000
        0.0000
        ( 0.00%)

        black_box
        0.0000
        0.0000
        0.0000
        0.0000
        ( 0.00%)

        clock_network
        0.0000
        0.0000
        0.0000
        0.0000
        ( 0.00%)

        register
        0.7196
        9.4971e-03
        2.4979e+06
        0.7316
        ( 89.65%)

        sequential
        0.0000
        0.0000
        0.0000
        0.0000
        ( 0.00%)

        combinational
        4.4749e-02
        3.3653e-02
        6.0224e+06
        8.4424e-02
        ( 10.35%)


                       0.7643 mW 4.3150e-02 mW 8.5202e+06 pW
                                                                                                                                             0.8160 mW
Total
```



power dissipation = 0.8160 mW

(d) (20%) Add the scan chain into your gate-level netlist obtained by part(c), report the resulting gate count, the maximum operating speed (in MHz) of your circuit. Compare to the non-scan version, and report the area overhead percentage and performance penalty due to scan chain insertion.

Add scan chain - Gate level netlist



#### Add scan chain

Point	Incr	Path	
clock clk (rise edge)	0.00	0.00	
clock network delay (ideal)	0.00	0.00	
divisor_state_reg_10_/CK (SDFFRHQX4)	0.00	0.00 r	
divisor_state_reg_10_/Q (SDFFRHQX4)	0.13	0.13 r	
U14/Y (NAND2BX8)	0.06	0.19 r	
U13/Y (INVX4)	0.02	0.21 f	
U56/Y (OAI2BB1X4)	0.08	0.30 f	
U261/Y (AOI2BB1X4)	0.10	0.39 f	
U260/Y (OAI211X2)	0.03	0.43 r	
U253/Y (OAI2BB1X4)	0.09	0.51 r	
U184/Y (OAI2B11X4)	0.06	0.58 f	
U171/Y (CLKNAND2X4)	0.06	0.63 r	
U17/Y (INVX6)	0.03	0.67 f	
U233/Y (A02B2X4)	0.13	0.80 f	
U199/Y (A021X4)	0.10	0.89 f	
remainder_state_reg_8_/D (SDFFRHQX2)	0.00	0.89 f	
data arrival time		0.89	
clock clk (rise edge)	1.00	1.00	
clock network delay (ideal)	0.00	1.00	
remainder_state_reg_8_/CK (SDFFRHQX2)	0.00	1.00 r	
library setup time	-0.11	0.89	h
data required time		0.89	n
data required time		0.89	S
data arrival time		-0.89	
			1
slack (VIOLATED: increase significant digits)		0.00	

maximum operating speed =  $\frac{1000}{1 + |0|} = 1000 \text{ MHz}$ 

# Add scan chain - Power dissipation

```
Global Operating Voltage = 0.9
 Power-specific unit information :
        Voltage Units = 1V
        Capacitance Units = 1.000000pf
        Time Units = 1ns
        Dynamic Power Units = 1mW
                                                                (derived from V,C,T units)
        Leakage Power Units = 1pW
    Cell Internal Power = 1.0091 mW
                                                                              (95%)
    Net Switching Power = 48.8041 uW
                                                                                (5%)
 Total Dynamic Power
                                             = 1.0579 mW (100%)
 Cell Leakage Power
                                            = 10.5152 uW
    Internal
                                                                   Switching
                                                                                                           Leakage
                                                                                                                                               Power ( % ) Attrs
 Power Group
                                 Power
                                                                   Power
                                                                                                          Power

        io_pad
        0.0000
        0.0000
        0.0000
        0.0000
        ( 0.00%)

        memory
        0.0000
        0.0000
        0.0000
        0.0000
        ( 0.00%)

        black_box
        0.0000
        0.0000
        0.0000
        0.0000
        0.0000
        ( 0.00%)

        clock_network
        0.0000
        0.0000
        0.0000
        0.0000
        ( 0.00%)

        register
        0.9559
        1.2276e-02
        3.5877e+06
        0.9718
        ( 90.96%)

        sequential
        0.0000
        0.0000
        0.0000
        0.0000
        ( 0.00%)

        combinational
        5.3176e-02
        3.6528e-02
        6.9276e+06
        9.6632e-02
        ( 9.04%)

                                     1.0091 mW
                                                                4.8804e-02 mW
                                                                                                  1.0515e+07 pW
                                                                                                                                                 1.0684 mW
```



power dissipation = 1.0684 mW

# Compare

	Gate	Aroo	maximum operating	Power	
	count	Area	speed (MHz)	(mW)	
Non-scan chain	781.75	2206.41	1000	0.82	
Add scan chain	909.99	2568.38	1000	1.07	
Performance	+16.40%		0.00%	+30.48%	
penalty	+10.4070		0.00 %	+30.40%	
Area overhead		85.91%			
percentage		05.9170			


(e) (20%) Run **ATPG** using a commercial tool available and report the **fault coverage**.

Fault report

Uncollapsed Stuck Fault Summary Report					
fault class	code	#faults			
Detected	DT	2557			
Possibly detected	PT	0			
Undetectable	UD	5			
ATPG untestable	AU	0			
Not detected	ND	0			
total faults		2562			
test coverage		100.00%			

Fault coverage 100%

Verdi – nWave



#### Discussion

在寫 RTL code 的時候要注意在不同 always 裡面輸入的 reg 不可以有重複,這會導致在合成的時候出現問題,因為是第一次寫 RTL code,所以在寫的時候沒有注意到導致浪費不少時間在修改,還有在寫 code 的的時候盡量條件寫的越詳細越好,這樣在合成的時候面積可以再減少。

這次我們使用 Finite State Machine 配合移位法來寫除法器,使用了 4 個 states 分別是歸零、移位、比較大小後相減加 1 跟輸出,演算法則是先位移,再來比大小如果大於等於就相減加一,沒有的話就回位移,總共做 8 次,最後寫出來的面積是 2000 左右。透過討論後我們覺得面積還是有點大,我們認為在位移跟比較大小的那兩個 states 因該可以合併成一個可以減少面積,但是我們發現使用 4 個 states 的方法可以把 time period 調的更小讓頻率可以上升。結論是用比較少的 state 可以減少面積但是頻率較低功耗也較少,用較多的 state 面積大但頻率可以調大。