

超大型積體電路測試

VLSI testing

Homework II



國立清華大學

系所:電子所碩一

中文姓名:李聖謙、賴家均

英文姓名:Sheng-Qian-Li、Jia-Jun-Lai

學號:111063517、111063578

授課老師:黃錫瑜

分工

111063517 李聖謙: RTL Code、Test bench、Compiler、DFT、ATPG、Report

111063578 賴家均: Algorithm、RTL Code、Test bench、Compiler

(a) (20%) Write the **RTL code** in Verilog or VHDL that takes in two 8-bit positive integers, A[7:0] and B[7:0], and produces its quotient Q[7:0] and remainder R[7:0].

RTL Code

```
1  module divide_8bit ( clk, rst_n, in_valid, dividend, divisor, remainder, quotient, out_valid);
2
3  input clk;
4  input rst_n;
5  input in_valid;
6  input [7:0] dividend;      //被除數
7  input [7:0] divisor;      //除數
8  output reg out_valid;
9  output reg [7:0] remainder;
10 output reg [7:0] quotient;
11
12 reg[2:0] C_STATE , next_state;
13 reg [7:0] counter;
14 reg [15:0] remainder_state, divisor_state;
15
16 parameter IDLE = 2'b00;
17 parameter SHIFT = 2'b01;
18 parameter SUBTRACT = 2'b10;
19 parameter RESULT = 2'b11;
20
21 always@(posedge clk or negedge rst_n)
22 begin
23     if (!rst_n) begin
24         C_STATE <= IDLE;
25     end
26     else begin
27         C_STATE <= next_state;
28     end
29 end
30
31 always @(*) begin
32     case(C_STATE)
33
34         IDLE : begin
35             if(in_valid) next_state = SHIFT;
36             else next_state = IDLE;
37         end
38
39         SHIFT : if(counter < 8)begin
40             next_state = SUBTRACT;
41             end
42             else begin
43                 next_state = RESULT;
44             end
45
46         SUBTRACT : if(counter < 8)begin
47             next_state = SHIFT;
48             end
49             else begin
50                 next_state = RESULT;
51             end
52
53         RESULT : next_state = IDLE;
54
55         default next_state = C_STATE;
56     endcase
57 end
```

```

58 //////////////// remainder_state & divisor_state ////////////////
59 always @(posedge clk or negedge rst_n) begin
60     if(!rst_n)begin
61         remainder_state <= 16'b0;
62         divisor_state <= 16'b0;
63     end
64     else if(in_valid)begin
65         remainder_state <= {8'b00000000, dividend};
66         divisor_state <= {divisor, 8'b00000000};
67     end
68     else if (C_STATE == IDLE) begin
69         remainder_state <= {8'b00000000, dividend};
70         divisor_state <= {divisor, 8'b00000000};
71     end
72     else if (C_STATE == SHIFT) begin
73         remainder_state <= remainder_state << 1 ;
74     end
75     else if (C_STATE == SUBTRACT) begin
76         if(remainder_state >= divisor_state)
77             remainder_state <= remainder_state - divisor_state + 1;
78         else begin
79             remainder_state <= remainder_state;
80         end
81     end
82     else begin
83         remainder_state <= 16'b0;
84         divisor_state <= 16'b0;
85     end
86 end
87
88 //////////////// counter ////////////////
89 always @(posedge clk or negedge rst_n) begin
90     if(!rst_n)begin
91         counter <= 0;
92     end
93     else if(C_STATE == IDLE) begin
94         counter <= 0;
95     end
96     else if(C_STATE == SHIFT)begin
97         counter <= counter + 1;
98     end
99     else if(C_STATE == SUBTRACT)begin
100         counter <= counter;
101     end
102     else if(C_STATE == RESULT)begin
103         counter <= 0;
104     end
105     else counter <= 0;
106 end
107
108 //////////////// remainder ////////////////
109 always @(posedge clk or negedge rst_n) begin
110     if(!rst_n)begin
111         remainder <=8'b0;
112     end
113     else if (C_STATE == IDLE) begin
114         remainder <=8'b0;
115     end
116     else begin
117         remainder <= remainder_state[15:8];
118     end
119 end
120


```

```

121 ////////////////////////////////////////////////// quotient ///////////////////////////////////
122 always @(posedge clk or negedge rst_n) begin
123     if(!rst_n)begin
124         quotient <= 8'b0;
125     end
126     else if (C_STATE == IDLE) begin
127         quotient <= 8'b0;
128     end
129     else begin
130         quotient <= remainder_state[7:0];
131     end
132 end
133
134 ////////////////////////////////////////////////// out_valid ///////////////////////////////////
135 always @(posedge clk or negedge rst_n)begin
136     if(!rst_n) out_valid <= 0;
137
138     else if (C_STATE == RESULT) begin
139         out_valid <= 1;
140     end
141
142     else out_valid <= 0;
143 end
144
145 endmodule

```

此 RTL Code 我們使用了 Finite State Machine 實現 8-bits 的 divider，以下是 FSM 的狀態圖。



(b) (20%) **Verify the correctness of your RTL code by a test bench.** You should try it out by at least 3 pairs of input numbers.

Test bench

```

1  `timescale 1ns/1ps
2  `define CYCLE_TIME 2
3
4  module testbench;
5
6  parameter period = `CYCLE_TIME;
7
8  reg clk;
9  reg rst_n;
10 reg in_valid;
11 reg [7:0] dividend; //被除數
12 reg [7:0] divisor; //除數
13 reg [7:0] correct_quotient;
14 reg [7:0] correct_remainder;
15 wire [7:0] quotient; //商
16 wire [7:0] remainder; //餘數
17 wire out_valid;
18 integer i;
19 integer err_cnt ;
20 divide_8bit u1(
21     .clk(clk),
22     .rst_n(rst_n),
23     .in_valid(in_valid),
24     .out_valid(out_valid),
25     .dividend(dividend), //被除數
26     .divisor(divisor), //除數
27     .quotient(quotient), //商
28     .remainder(remainder) //餘數
29 );
30
31 //clock
32 initial clk = 1'b0;
33 always #(period/2.0) clk = ~clk;
34 //-----
35
36 //TASKS
37 initial begin
38     reset_task;
39     $display("\n\t\t Test time | Dividend | Divisor | Correct_Quotient | Correct_Remainder | Quotient | Remainder ");
40     $display("\t\t |-----|-----|-----|-----|-----|");
41     for(i=0; i<10; i=i+1)
42     begin
43         input_1;
44         check_task;
45     end
46     if (err_cnt != 0) fail_task;
47     else pass_task;
48 end
49
50 //-----
51 //reset
52 task reset_task;
53 begin
54     clk = 0;
55     rst_n = 1'b1 ;
56     dividend = 0 ;
57     divisor = 0 ;
58     in_valid = 0 ;
59     err_cnt = 0;
60     #(period/2.0) rst_n = 0 ;
61     #(period/2.0) rst_n = 1 ;
62 end
63 endtask
64 //-----
65
66 //input_1
67 task input_1;
68
69 begin
70     in_valid = 1 ;
71     dividend = {$random}%256 ;
72     divisor = {$random}%255 + 1;
73     correct_quotient = dividend/divisor ;
74     correct_remainder = dividend % divisor;
75     $write("\n\tinput");
76     $write("%d \t %d \t %d \t\t %d \t\t %d",i+1,dividend,divisor,correct_quotient,correct_remainder);
77     repeat(1) @(negedge clk);
78     in_valid = 0 ;
79     dividend = 8'bx ;
80     divisor = 8'bx ;
81 end
82
83 endtask
84
85 task check_task; begin
86     #(17*period) @(negedge clk);
87     if(out_valid)begin
88         $write("\t\t %d \t\t %d",quotient,remainder);
89         if((correct_quotient != quotient) || (correct_remainder != remainder))
90         begin
91             $display(" >.<");
92             err_cnt = err_cnt + 1;
93         end
94         else begin
95             $display(" ^_^");
96         end
97     end
98     repeat(1) @(negedge clk);
99 end endtask
100

```


Test bench result

[illegible]

測試 10 筆 input 接通過。

- (c) (20%) **Use a synthesis script to convert your RTL code into a gate-level netlist.** Report the final **gate count**, the **maximum operating speed** (in MHz) and the **estimated power dissipation** in (mW) using Design Compiler.

Non scan chain – Gate level netlist

Number of ports:	84
Number of nets:	421
Number of cells:	350
Number of combinational cells:	297
Number of sequential cells:	51
Number of macros/black boxes:	0
Number of buf/inv:	90
Number of references:	83
Combinational area:	1307.476826
Buf/Inv area:	210.268807
Noncombinational area:	898.934414
Macro/Black Box area:	0.000000
Net Interconnect area:	undefined (No wire load specified)
Total cell area:	2206.411240
Total area:	undefined

$$\text{Gate count} = \frac{2206.41}{2.8224} = 781.75$$

$$\text{Area} = 2206.41 \mu\text{m}^2$$

Non scan chain

Point	Incr	Path
clock clk (rise edge)	0.00	0.00
clock network delay (ideal)	0.00	0.00
remainder_state_reg_8/_CK (DFFRQX4)	0.00	0.00 r
remainder_state_reg_8/_Q (DFFRQX4)	0.27	0.27 f
U236/Y (CLKINVX4)	0.03	0.30 r
U204/Y (OAI2BB1X4)	0.08	0.38 r
U196/Y (NAND2X4)	0.04	0.42 f
U363/Y (AOI31X4)	0.07	0.49 r
U238/Y (CLKMX2X3)	0.12	0.61 r
add_0_root_add_76/A[13] (divide_8bit_DW01_inc_5)	0.00	0.61 r
add_0_root_add_76/U62/Y (INVX3)	0.03	0.65 f
add_0_root_add_76/U59/Y (INVX1)	0.03	0.68 r
add_0_root_add_76/U77/Y (NAND2X2)	0.03	0.71 f
add_0_root_add_76/U65/Y (NOR2X2)	0.05	0.76 r
add_0_root_add_76/U99/Y (XOR2X1)	0.07	0.83 f
add_0_root_add_76/SUM[15] (divide_8bit_DW01_inc_5)	0.00	0.83 f
U183/Y (OAI2BB1X4)	0.08	0.91 f
remainder_state_reg_15/_D (DFFRHQX2)	0.00	0.91 f
data arrival time		0.91
clock clk (rise edge)	1.00	1.00
clock network delay (ideal)	0.00	1.00
remainder_state_reg_15/_CK (DFFRHQX2)	0.00	1.00 r
library setup time	-0.09	0.91
data required time		0.91
data required time		0.91
data arrival time		-0.91
slack (VIOLATED: increase significant digits)	0.00	

$$\text{maximum operating speed} = \frac{1000}{1 + |0|} = 1000 \text{ MHz}$$

Power dissipation

Global Operating Voltage = 0.9						
Power-specific unit information :						
Voltage Units = 1V						
Capacitance Units = 1.000000pf						
Time Units = 1ns						
Dynamic Power Units = 1mW (derived from V,C,T units)						
Leakage Power Units = 1pW						
Cell Internal Power = 764.3447 uW (95%)						
Net Switching Power = 43.1505 uW (5%)						

Total Dynamic Power = 807.4951 uW (100%)						
Cell Leakage Power = 8.5203 uW						
Power Group	Internal Power	Switching Power	Leakage Power	Total Power	(%)	Attrs

io_pad	0.0000	0.0000	0.0000	0.0000	(0.00%)	
memory	0.0000	0.0000	0.0000	0.0000	(0.00%)	
black_box	0.0000	0.0000	0.0000	0.0000	(0.00%)	
clock_network	0.0000	0.0000	0.0000	0.0000	(0.00%)	
register	0.7196	9.4971e-03	2.4979e+06	0.7316	(89.65%)	
sequential	0.0000	0.0000	0.0000	0.0000	(0.00%)	
combinational	4.4749e-02	3.3653e-02	6.0224e+06	8.4424e-02	(10.35%)	

Total	0.7643 mW	4.3150e-02 mW	8.5202e+06 pW	0.8160 mW		



power dissipation = 0.8160 mW

- (d) (20%) Add the scan chain into your gate-level netlist obtained by part(c), report the resulting gate count, the maximum operating speed (in MHz) of your circuit. Compare to the non-scan version, and report the **area overhead percentage** and **performance penalty** due to scan chain insertion.

Add scan chain – Gate level netlist

Number of ports:	86
Number of nets:	423
Number of cells:	350
Number of combinational cells:	297
Number of sequential cells:	51
Number of macros/black boxes:	0
Number of buf/inv:	90
Number of references:	87
Combinational area:	1379.448025
Buf/Inv area:	214.502407
Noncombinational area:	1188.936005
Macro/Black Box area:	0.000000
Net Interconnect area:	undefined (No wire load specified)
Total cell area:	2568.384030
Total area:	undefined

$$\text{Gate count} = \frac{2568.38}{2.8224} = 909.99$$

$$\text{Area} = 2568.38 \mu\text{m}^2$$

Add scan chain

Point	Incr	Path
clock clk (rise edge)	0.00	0.00
clock network delay (ideal)	0.00	0.00
divisor_state_reg_10_/CK (SDFFRHQX4)	0.00	0.00 r
divisor_state_reg_10_/Q (SDFFRHQX4)	0.13	0.13 r
U14/Y (NAND2BX8)	0.06	0.19 r
U13/Y (INVX4)	0.02	0.21 f
U56/Y (OAI2BB1X4)	0.08	0.30 f
U261/Y (AOI2BB1X4)	0.10	0.39 f
U260/Y (OAI211X2)	0.03	0.43 r
U253/Y (OAI2BB1X4)	0.09	0.51 r
U184/Y (OAI2B11X4)	0.06	0.58 f
U171/Y (CLKNAND2X4)	0.06	0.63 r
U17/Y (INVX6)	0.03	0.67 f
U233/Y (AO2B2X4)	0.13	0.80 f
U199/Y (AO21X4)	0.10	0.89 f
remainder_state_reg_8_/D (SDFFRHQX2)	0.00	0.89 f
data arrival time		0.89
clock clk (rise edge)	1.00	1.00
clock network delay (ideal)	0.00	1.00
remainder_state_reg_8_/CK (SDFFRHQX2)	0.00	1.00 r
library setup time	-0.11	0.89
data required time		0.89
data required time		0.89
data arrival time		-0.89
slack (VIOLATED: increase significant digits)		0.00

$$\begin{aligned} \text{maximum operating speed} &= \\ \frac{1000}{1 + |0|} &= 1000 \text{ MHz} \end{aligned}$$

Add scan chain - Power dissipation

Global Operating Voltage = 0.9					
Power-specific unit information :					
Voltage Units = 1V					
Capacitance Units = 1.000000pf					
Time Units = 1ns					
Dynamic Power Units = 1mW (derived from V,C,T units)					
Leakage Power Units = 1pW					
Cell Internal Power = 1.0091 mW (95%)					
Net Switching Power = 48.8041 uW (5%)					

Total Dynamic Power = 1.0579 mW (100%)					
Cell Leakage Power = 10.5152 uW					
Power Group	Internal Power	Switching Power	Leakage Power	Total Power (%)	Attrs

io_pad	0.0000	0.0000	0.0000	0.0000 (0.00%)	
memory	0.0000	0.0000	0.0000	0.0000 (0.00%)	
black_box	0.0000	0.0000	0.0000	0.0000 (0.00%)	
clock_network	0.0000	0.0000	0.0000	0.0000 (0.00%)	
register	0.9559	1.2276e-02	3.5877e+06	0.9718 (90.96%)	
sequential	0.0000	0.0000	0.0000	0.0000 (0.00%)	
combinational	5.3176e-02	3.6528e-02	6.9276e+06	9.6632e-02 (9.04%)	

Total	1.0091 mW	4.8804e-02 mW	1.0515e+07 pW	1.0684 mW	



power dissipation = 1.0684 mW

Compare

	Gate count	Area	maximum operating speed (MHz)	Power (mW)
Non-scan chain	781.75	2206.41	1000	0.82
Add scan chain	909.99	2568.38	1000	1.07
Performance penalty	+16.40%		0.00%	+30.48%
Area overhead percentage		85.91%		


(e) (20%) Run **ATPG** using a commercial tool available and report the **fault coverage**.

Fault report

Uncollapsed Stuck Fault Summary Report		
fault class	code	#faults
Detected	DT	2557
Possibly detected	PT	0
Undetectable	UD	5
ATPG untestable	AU	0
Not detected	ND	0
total faults		2562
test coverage		100.00%

Fault coverage 100%

Verdi – nWave



Discussion

在寫 RTL code 的時候要注意在不同 always 裡面輸入的 reg 不可以有重複，這會導致在合成的時候出現問題，因為是第一次寫 RTL code，所以在寫的時候沒有注意到導致浪費不少時間在修改，還有在寫 code 的時候盡量條件寫的越詳細越好，這樣在合成的時候面積可以再減少。

這次我們使用 Finite State Machine 配合移位法來寫除法器，使用了 4 個 states 分別是歸零、移位、比較大小後相減加 1 跟輸出，演算法則是先位移，再來比大小如果大於等於就相減加一，沒有的話就回位移，總共做 8 次，最後寫出來的面積是 2000 左右。透過討論後我們覺得面積還是有點大，我們認為在位移跟比較大小的那兩個 states 因該可以合併成一個可以減少面積，但是我們發現使用 4 個 states 的方法可以把 time period 調的更小讓頻率可以上升。結論是用比較少的 state 可以減少面積但是頻率較低功耗也較少，用較多的 state 面積大但頻率可以調大。