Efficient interrupt-driven UART FIFO Workload and Workload Optimized SoC

2023 Fall SOC Design – Final Project Presentation

311551095 資工科碩二 林聖博

312551174 資工科碩一 張祐誠

Group 11 (Team 13)


2024/01/16

Outline

- Overview
- Block Diagram
- Configuration Register Address Map
- SDRAM Controller with Prefetch
- UART with I/O FIFO
 - FIFO UART Block Diagram
 - FIFO on Rx/Tx
 - Handshake
- Estimated performance
- Quality of Result (QoS)
- Future work

Project Overview

- SDRAM Controller with Prefetch
 - > Matmul, Fir, Qsort use Firmware code
- UART with I/O FIFO



Configuration Register Address Map

Module	Base Address	Offset	Function
UART	0x <mark>30</mark> 00_0000	0x00	UART RX port
		0x04	UART TX port
		0x08	Status of UART IP
		0x0C	UART clkdiv
		0x10	UART RX FIFO Cnt
SDRAM	0x <mark>38</mark> 00_0000	0x000 (length: 200)	Code (sdrcode)
		0x200 (length: 200)	Data (sdrdata)

- Each clock cycle triggers an update to the prefetch_address based on the current state and address
- The decision to prefetch is made by comparing the <u>prefetch_address</u> to the current address alongside the read/write status
- It is noted that if the address 'x' is accessed in the current cycle, the CPU is expected to access address 'x+4' in the subsequent cycle

```
always@(posedge clk)begin
   if(rst)
   | prefetch_addr <= 0;
   else
   | prefetch_addr <= (ctrl_in_valid && !wbs_we_i) ? user_addr + 4 : prefetch_addr;
end</pre>
```

```
reg[22:0] prefetch_address;
reg prefetch_en;

always@(posedge clk)begin
    if(in_valid)
        prefetch_address <= addr + 22'd4;
    else if(!in_valid && out_valid_delay)
        prefetch_address <= 0;

if((prefetch_address == addr) && in_valid && !rw)
        prefetch_en <= 1;
    else prefetch_en <= 0;
end</pre>
```


Section	Memory			
Code段	sdrcode 0x3800000			
Data段(.data 和 .bss)	sdrdata 0x3800200			
<pre>wire [22:0] addr; wire [12:0] Mapped_RA; wire [1:0] Mapped_BA; wire [7:0] Mapped_CA; assign Mapped_RA = user_addr[22:10]; assign Mapped_BA = user_addr[9:8]; assign Mapped_CA = user_addr[7:0]; assign addr = {Mapped_RA, Mapped_BA, Mapped_CA};</pre>				

- In Qsort
 - Discovered that Qsort cannot perform Prefetch in 3T
 - ✓ Our solution: Add a Delay in the READ status to avoid immediate Prefetching

 Signals

 Time
 Waves
 857500 ns
 857600 ns
 857600 ns
 857800 ns
 857900 ns
 858 us

 wb_clk_i
 wb_rst_i
 wbs_ack_o
 3T
 3+38000024
 38000028
 38000020
 38000030
 38000034
 38000038
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 38000030
 3800



- Based on lab6, matmul, fir, qsor, uart and SDRAM have been successfully synthesized and verified
- Use the last stroke of mprj to check the correctness of the operation

```
1 print ("0x10 = ", hex(ipPS.read(0x10)))
2 print ("0x14 = ", hex(ipPS.read(0x14)))
3 print ("0x1c = ", hex(ipPS.read(0x1c)))
4 print ("0x20 = ", hex(ipPS.read(0x20)))
5 print ("0x34 = ", hex(ipPS.read(0x34)))
6 print ("0x38 = ", hex(ipPS.read(0x38)))

0x10 = 0x0
0x14 = 0x0
0x1c = 0xab510040
0x20 = 0x0
0x34 = 0x0
0x38 = 0x3f
```

```
int *tmp mat = matmul();
reg mprj datal = *tmp mat << 16;</pre>
reg mprj datal = *(tmp mat+1) << 16;
reg_mprj_datal = *(tmp_mat+2) << 16;</pre>
reg mprj datal = *(tmp mat+3) << 16;
reg_mprj_datal = 0xAB600000;
 / =========== fir ==========
int* tmp fir = fir();
reg mprj datal = *(tmp fir+7) << 16;
reg mprj_datal = *(tmp_fir+8) << 16;</pre>
reg mprj datal = *(tmp fir+9) << 16;
reg_mprj_datal = *(tmp_fir+10) << 16;</pre>
reg mprj datal = 0xAB610000;
int *tmp qs = qsort();
reg mprj datal = *tmp_qs << 16;</pre>
reg mprj datal = *(tmp qs+1) << 16;
reg_mprj_datal = *(tmp_qs+2) << 16;</pre>
reg mprj datal = *(tmp qs+3) << 16;
reg_mprj_datal = 0xAB620000;
reg_mprj_datal = 0xAB510000;
```

UART with I/O FIFO

FIFO on Rx/Tx

Feature

> FIFO depth (bytes): 4/8/16/32/64

➤ Baud rate: 9600

> Use Circular Buffer as FIFO and one FIFO

> Hardware FIFOs have a fixed size, and if data exceeds their capacity, a circular buffer

is used to prevent busy waiting


> Circular Buffer length: DEPTH - 1

Goal

- > Reduce CPU load and the number of interrupts
 - ✓ Based on our UART interrupt mechanism (Handshake)
- Write TX data when ISR finished

```
#define reg_rx_data (*(volatile uint32_t*)0x30000000)
#define reg_tx_data (*(volatile uint32_t*)0x30000004)
#define reg_uart_stat (*(volatile uint32_t*)0x30000008)
#define reg_uart_clkdiv (*(volatile uint32_t*)0x300000000)
#define reg_uart_rx_fifo_cnt (*(volatile uint32_t*)0x30000010)
USET Uart.h
```


assign full = ((w_ptr + 1) % DEPTH) == r_ptr;
assign full = ((w_ptr+1'b1) == r_ptr);



```
uint32_t irqs = irq_pending() & irq_getmask();
int buf[32] = {0};

if ( irqs & (1 << USER_IRQ_0_INTERRUPT)) {
    user_irq_0_ev_pending_write(1); //Clear Interrupt Pending Event
    int cnt = reg_uart_rx_fifo_cnt;
    for (int i = 0; i < cnt; i++) {
        buf[i] = uart_read();
        uart_write(buf[i]);
    }
}</pre>
```

UART - Block Diagram




UART FIFO Advantages

- Interrupt management
 - > Reduce the number of interrupts: Without using FIFO, an interrupt may be generated every time a character (Byte) is received. Using the FIFO mechanism, interrupt trigger conditions can be set
 - For example: an interrupt is generated when the FIFO reaches a certain fill level (eg: DEPTH 1)
 - ➤ Estimated interrupt frequency (Interrupt Frequency): Assuming that 1000 Bytes are received per second, the interrupt frequency using FIFO is reduced to approximately 31 times per second, which is a reduction of approximately 97% compared to the original 1000 interrupts
 - If an interrupt is triggered every 32 bytes (Half full), the number of interrupts per second is:

$$Interrupts \ per \ second = \frac{Number \ of \ bytes \ per \ interrupt}{bytes \ per \ second} = \frac{32_{bytes/interrupt}}{1000_{bytes/sec}} \approx 31.25 \ times/sec$$

Handshake

- 1. **Buffer Full**: When the Buffer is full, the UART FIFO will notify the CPU to process all the data in the Buffer, and then clear the Buffer to receive subsequent data
- 2. Special Character Received: If a specific end character is received in the data, such as: \n, the UART FIFO will notify the CPU to process all the data up to the special character, and then adjust the remaining part of the Buffer
 - Our project defines Special Character as "#", which is 0x35
- 3. **Timeout**: If no new data is received for more than the set time, the UART FIFO will notify the CPU to process all Buffer data and clear the Buffer




UART - Buffer Full

- DEPTH = 4
- TB send data = 3

```
wire special_data;
reg special_data_d;
assign special_data = ((data_in == 8'd35) & w_en);
always@(posedge clk)begin
   if(!rst_n)begin
        special_data_d <= 0;
   end else begin
        special_data_d <= special_data;
   end
end


assign full = ((w_ptr+1'b1) == r_ptr);
assign empty = (w ptr == r ptr);
assign irq_request = full || special_data_d;</pre>
```




UART - Special Character Received

- DEPTH = 4
- TB send data = 2
 - Include "#"


```
wire special_data;
reg special_data_d;
assign special_data = ((data_in == 8'd35) & w_en);
always@(posedge clk)begin
   if(!rst_n)begin
        special_data_d <= 0;
   end else begin
        special_data_d <= special_data;
   end
end
assign full = ((w_ptr+1'b1) == r_ptr);
assign empty = (w_ptr == r_ptr);
assign irq_request = full || special_data_d;</pre>
```





UART - Timeout

- DEPTH = 4
- IRQ_delay = 2
- TB send data = 3
- Then send data = 1




always@(posedge clk)begin

if(o_irq || rx_fifo_empty) begin
 irq_counter <= 0;
 irq_force <= 0;</pre>

else if (irq_counter == (IRQ_DELAY)*32'd8*(clk_div - 1) && data_cnt > 0) begin

UART FIFO Overlap

- Shallow FIFO depth: Overlap has minimal effect on UART speed enhancement
- Increased FIFO depth: Overlap significantly boosts UART transmission efficiency



UART FIFO Verification

- 1. Ability to verify UART FIFO functionality during simulation phase
- We have tried to synthesize the UART FIFO IP but there is currently an error that prevents us from successfully obtaining RX_VALID

```
async def uart rxtx():
   # Reset FIFOs, enable interrupts
   ipUart.write(CTRL_REG, 1<<RST_TX | 1<<RST_RX | 1<<INTR_EN)</pre>
   print("Waitting for interrupt")
   tx str = "hello\n"
   ipUart.write(TX_FIF0, ord(tx_str[0]))
   i = 1
   while(True):
        await intUart.wait()
        buf = ""
        # Read FIFO until valid bit is clear
       while ((ipUart.read(STAT_REG) & (1<<RX_VALID))):</pre>
            buf += chr(ipUart.read(RX_FIF0))
            if i<len(tx_str):</pre>
                ipUart.write(TX_FIFO, ord(tx_str[i]))
                i=i+1
        print(buf, end='')
async def caravel start():
   ipOUTPIN.write(0x10, 0)
   print("Start Caravel Soc")
   ipOUTPIN.write(0x10, 1)
```

```
Reading counter la all.hex
counter la all.hex loaded into memory
 Memory 5 bytes = 0x6f 0x00 0x00 0x0b 0x13
VCD info: dumpfile counter la all.vcd opened for output.
uart_task delay 537974<u>8 clocks</u>
 data cnt: 0
                                     2448963
 ser function starts at
 A Test 1 started
 all function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x003e
 all function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0044
  all function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x004a
  all function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0050
 x data bit index 4: 0
 x data bit index 5: 0
 x data bit index 6: 0
 x data bit index 7: 0
tx complete 1
data cnt: 1
 x data bit index 0: 1
tx data bit index 6: 1
tx data bit index 7: 0
tx complete 2
Call function fir() in User Project BRAM (mprjram, 0x38000000) return value (y[7]) passed, 0x021b
Call function fir() in User Project BRAM (mprjram, 0x38000000) return value (y[8]) passed, 0x02dc
data cnt: 3
read data: 15
data cnt: 2
read data: 61
data cnt: 1
rx data bit index 0: 1
 x data bit index 1: 1
 x data bit index 5:0
 x data bit index 6: 0
 x data bit index 7: 0
  ecevied word 15
 x data bit index 0: 1
 ead data: 79
 x data bit index 1: 0
  c data bit index 2: 1
  data bit index 3: 1
  k data bit index 5: 1
 x data bit index 6: 0
 x data bit index 7: 0
 recevied word 61
 rx data bit index 0: 1
Call function fir() in User Project BRAM (mprjram, 0x38000000) return value (y[9]) passed, 0x0393
```

04:~/final/SoC-Lab-Final/lab-wlos baseline/testbench/all\$ source run sim


Quality of Result (QoS)

- Computation (SDRAM)
 - Optimizer: -O1, -Os


Function	(1) Baseline	(2) Baseline with O1	(3) Ours with O1	(4) Ours with Os
qsort	2045	1061 (Os)	601 3. 4	4 x X
matmul	4946	2330	¹⁵⁴⁹ 3.1	1626 9 x
fir	8466	6234	4125	X
			2.0	οX

- Communication (UART)
 - Rx transfer time per (8-bit) data
 - 2135412500 952312500 = 1183100 ns
 - Tx transfer time pre data
 - 6937312500 5894812500 = 1042500 ns
 - irq to isr time
 - 5894812500 4583237500 = 1311575 ns
 - Latency = $(rx * \#data) + (isr time) + (tx * fifo_len)$
 - Metrics = 0.6 s 512 * (1/9600) = 0.54 s (In data=512, fifo_len = 8)
 - Speedup = 3.2x

First function addr



# data	fifo_len	latency
512	4	611228775ns
512	8	615398775 ns
512	16	623738775 ns
512	32	640418775 ns
512	64	673778775 ns



int *tmp_mat = matmul();
reg_mprj_datal = *tmp_mat << 16;
reg_mprj_datal = *(tmp_mat+1) << 16;
reg_mprj_datal = *(tmp_mat+2) << 16;
reg_mprj_datal = *(tmp_mat+3) << 16;</pre>

reg_mprj_datal = 0xAB600000;

Future work

- 1. Find the problem of UART verification on online FPGA Board
- 2. Solve the error of compiling with opt parameters with SDRAM
- 3. Add the TX FIFO in UART and compare with the current uart version


Work Partition

組員一: 林聖博

- 設計 Testbench
- Fireware Code 撰寫
- 整合 User Project Wrapper
- 優化與調整 UART FIFO
- FPGA 測試
- 撰寫報告與統整實驗流程與結果評估

組員二:張祐誠

- 設計 UART FIFO module
- 設計 FIFO FSM
- 驗證 UART FIFO 邏輯與行為
- 優化與調整 UART FIFO
- FPGA 測試
- 撰寫報告與統整實驗流程與結果評估



Thank you for your attention ~

Q & A

- 1. Explain the problem with SDRAM prefetch
- 2. Project status, what not complete?
- 3. Project content (run in FPGA ?)