



Workflow bottleneck map — Hierarchical Synthesis on one Ascend 910C die

(a) Graph execution timeline (measured SSE phase boundaries)



(b) CANN/NPU hardware behavior aligned to the same clock



(c) Graph pressure and board power

