CS202: COMPUTER ORGANIZATION

Lecture 5
Performance

2023 Spring




Today's Agenda

- Recap
- Context
 - Performance
 - Definition
 - CPU performance
 - Power wall
 - Measuring and evaluating performance
- Reading: Textbook, Sections 1.6 1.12




Recap





Makimoto's Wave

Makimoto's Wave instead of Moores' Law Makimoto's 波浪线 换位摩尔定律






RISC-V motivations

- This decade: HFSI
 - Al acceleration
 - IoT application specified
- Al inferencing, edge computing
 - GPU (general purpose)
 - Google TPU (application specified)
- RISC-V
 - free → instruction extension →
 application specified → contributions in
 ISA/tools/software → ecosystem







Alibaba XuanTie C906

- MLPerf Tiny Benchmark winner (April 2022)
- XuanTie C906 -- based on RISC-V

https://mlcommons.org/

Menu ≡

April 06, 2022 - Inference: Tiny

v0.7 Results

Other Rounds -

		1		1	T				Results					
									Task	Visual Wake	e Words	Image Clas	ssific	
									Data	Visual Wake Words Dataset		CIFAR-10		CIFAR-10
ID	Submitter	Board	SoC	Processor(s)	Accelerator(s)	Software	Model Used	Accuracy	Units	Latency in ms	Energy in uJ	Latency in ms	En	
CATEGO	RY: Available				100	00				- A				
0.7-2015	Alibaba	Nezha	D1	XuanTie C906 RISC-V x 1		Sinian/CSI-NN2	mobilenet_sinian	80.3%		4.702			T	
0.7-2016	Alibaba	Nezha	D1	XuanTie C906 RISC-V x 1		Sinian/CSI-NN2	resnet_sinian	86.0%				3.122	2	
0.7-2017	Alibaba	Nezha	D1	XuanTie C906 RISC-V x 1	116	Sinian/CSI-NN2	dscnn_sinian	90.70%						
0.7-2018	Alibaba	Nezha	D1	XuanTie C906 RISC-V x 1		Sinian/CSI-NN2	autoencoder_sinian	0.88 AUC						
0.7-2019	hls4ml-FINN	Pynq-Z2	Zynq-7020	Dual Core ARM, Cortex-A9 MPC	ore Zynq XC7Z020	hls4ml	Conv2D	83.5%				27.3	3	
0.7-2020	hls4ml-FINN	Pynq-Z2	Zynq-7020	Dual Core ARM, Cortex-A9 MPC	ore Zyng XC7Z020	his4mi	MLP	0.83 AUC						
0.7-2021	hls4ml-FINN	Pynq-Z2	Zynq-7020	Dual Core ARM, Cortex-A9 MPC	ore Zyng XC7Z020	FINN	Conv2D	84.5%				1.5	5	
7-2022	hls4ml-FINN	Pynq-Z2	Zynq-7020	Dual Core ARM, Cortex-A9 MPC	ore Zyng XC7Z020	FINN	MLP	82.5%						
0.7-2023	hls4ml-FINN	Arty A7-100T	Artix-100T	MicroBlaze (custom)	Artix-7 C7A100T	hls4ml	Conv2D	83.5%				33.1	1	
0.7-2024	his4mi-FINN	Arty A7-100T	Artix-100T	MicroBlaze (custom)	Artix-7 C7A100T	his4mi	MLP	0.83 AUC						




RISC-V in Al and IoT

- Alibaba Xuantie 910: designed for AI and machine learning applications.
- Greenwaves Technologies GAP9: designed for edge computing applications, ultra low power

HiFive1: Arduino-compatible microcontroller, ideal for IoT

applications.









Chapter 1 cont. Performance




Computer Performance


- Computer Performance
- Program Execution Time
- Power Trends
- Amdahl's Law
- Instruction Sets
- Basic Arithmetic Instructions





Defining Performance

- Which airplane has the best performance?
 - To evaluate the performance, we must define the metric first!











Computer Performance

- Performance of a computer is based on the following criteria:
- Response time
 - Elapsed time between the start and the end of one task
 - i.e. How long it takes to do a task
- Throughput
 - Total number of tasks finished in a given interval of time.
 - e.g., tasks/transactions/... per hour
- How are response time and throughput affected by
 - Replacing the processor with a faster version?
 - Adding more processors?
- We'll focus on response time for now...



Relative Performance

Defining performance:

Performance =
$$\frac{1}{\text{Execution time}}$$

What does "X is n times faster than Y" mean?

$$Performance ratio (n) = \frac{Performance_x}{Performance_y} = \frac{Execution time_y}{Execution time_x}$$

- Example:
 - 10s on y, 15s on x for the same program running

$$\frac{\text{Execution time}_{\text{y}}}{\text{Execution time}_{\text{x}}} = \frac{15\text{s}}{10\text{s}} = 1.5$$

- So x is 1.5 times *faster* than y, or y is 1.5 times *slower* than x
- Increase performance = decrease execution time
 - "improve" performance/execution time




Measuring Execution Time

- Elapsed time
 - Total response time, including all aspects
 - Processing, I/O, OS overhead, idle time
 - Determines system performance
- CPU time
 - Time spent processing a specific task
 - Minus I/O time, other jobs' shares
 - Includes user CPU time and system CPU time
 - Different programs are affected differently by CPU and system performance
 - Running on servers-I/O performance-hardware and software
 - Total elapsed time is of interest
 - Define performance metric and then proceed



CPU Clocking

- Operation of digital hardware governed by a constant-rate clock
- Notions: Clock cycle, Clock period, Clock rate/frequency



- Clock period (Clock cycle time): duration of a clock cycle
 - e.g., $250ps = 250 \times 10^{-12}s = 0.25 \times 10^{-9}s$
- Clock frequency (rate): cycles per second
 - e.g., 4.0GHz = 4000MHz = 4.0×10^9 Hz
- Clock cycle time = 1/Clock rate

Memory



CPU Time

$$= \frac{\text{No. of Clock Cycles}}{\text{Clock Rate}}$$

- Performance can be improved by
 - Reducing the number of clock cycles (cycle count)
 - Increasing clock rate
 - Hardware designer must often trade off clock rate against cycle count



CPU Time Example

- Computer A: 2GHz clock, 10s CPU time
- $CPU Time = \frac{Clock Cycles}{Clock Rate}$

- Designing Computer B
 - Aim for 6s CPU time with 1.2 × No. of clock cycles
- How fast must Computer B clock be?

Clock Rate_B =
$$\frac{\text{Clock Cycles}_{B}}{\text{CPU Time}_{B}} = \frac{1.2 \times \text{Clock Cycles}_{A}}{6\text{s}}$$

Clock Cycles_A = CPU Time_A × Clock Rate_A
=
$$10s \times 2GHz = 20 \times 10^9$$

Clock Rate_B =
$$\frac{1.2 \times 20 \times 10^9}{6s}$$
 = $\frac{4 \times 10^9 \text{cycles}}{s}$ = 4GHz



Instruction Count and CPI

```
Clock Cycles = Instruction Count × Cycles per Instruction(CPI)

CPU Time = Instruction Count × CPI × Clock Period

= \frac{Instruction Count × CPI}{Clock Rate}
```

- CPU executes instructions sequentially
 - Instruction fetch, decode, execution, memory access, write back
- Instruction Count for a program
 - Determined by program, ISA, and compiler
- Clock cycles per instruction (CPI)
 - Average cycles per instruction: No. of cycles/Instruction Count
 - Determined by CPU hardware
 - If different instructions have different CPI
 - Average CPI gets affected by instruction mix



CPI Example

- Computer A: Cycle Time = 250ps, CPI = 2.0
- Computer B: Cycle Time = 500ps, CPI = 1.2
- Same ISA
- Which is faster, and by how much?

$$\frac{Performance_x}{Performance_y} = \frac{Execution time_y}{Execution time_x} = n$$

CPU Time = Instructions
$$\times$$
 CPI \times Clock Period
=
$$\frac{Instructions \times CPI}{Clock Rate}$$

CPU Time_A = Instruction Count × CPI_A × Clock Period_A
=
$$I \times 2.0 \times 250$$
ps = $I \times 500$ ps

CPU Time_B = Instruction Count × CPI_B × Clock Period_B
=
$$I \times 1.2 \times 500$$
ps = $I \times 600$ ps

$$\frac{\text{CPU performance}_{A}}{\text{CPU performance}_{B}} = \frac{\text{Execution time}_{B}}{\text{Execution time}_{A}} = \frac{I \times 600 \text{ps}}{I \times 500 \text{ps}} = 1.2$$

So, computer A is 1.2 times as fast as computer B



CPI in More Detail

 If different instruction classes take different numbers of cycles

Clock Cycles =
$$\sum_{i=1}^{n} (CPI_i \times Instruction Count_i)$$

Weighted average CPI

$$CPI = \frac{Clock \ Cycles}{total \ Instruction \ Count} = \sum_{i=1}^{n} \left(CPI_i \times \frac{Instruction \ Count_i}{total \ Instruction \ Count} \right)$$

Relative frequency



Compiler design - Code Segments

 Alternative compiled code sequences using instructions in classes A, B, C. Instruction counts? CPI? Which is faster?

Class	А	В	С	Instruction counts	Clock cycles	CPI
CPI for class	1	2	3	1	1	1
IC in sequence 1	2	1	2	5	10	2
IC in sequence 2	4	1	1	6	9	1.5

Clock Cycles

$$= 2x1+1x2+2x3$$

• Avg.CPI =
$$10/5 = 2.0$$

Clock Cycles

$$= 4x1+1x2+1x3$$

• Avg.CPI =
$$9/6 = 1.5$$

- Application: compiler optimization
 - minimize execution time: select sequence 2(EX: GNU gcc -O3)
 - minimize code size: select sequence 1(EX:GNU gcc -Os)



Performance Summary

The Classic CPU Performance Equation

CPU Time = Instruction Count(IC)

× Cycles per Instruction(CPI)

× Clock Period(
$$T_c$$
)

= IC × CPI × T_c

= IC × CPI/f (f = 1/ T_c)

Performance depends on

	Instruction Count	CPI	Clock Rate
Algorithm	$\sqrt{}$	\checkmark	
Language	$\sqrt{}$	\checkmark	
Compiler	$\sqrt{}$	\checkmark	
ISA	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
Organization			√
Technology			$\sqrt{}$



Performance Summary


CPU Time =
$$IC \times CPI \times T_c = \frac{IC \times CPI}{f}$$

- How are response time and throughput affected by
 - Replacing the processor with a faster version?
 - Adding more processors?
- Usage scenarios:
 - Real-time system: car engine control system, heart pacemakers, video game systems, obstacle avoiding robot
 - Worst-case execution time (WCET): the maximum length of time the task could take to execute on a specific hardware platform
- Execution time(CPU Time) is the only complete and reliable measure of computer performance
 - Using a subset of the performance equation as a performance metric is not reliable, for example MIPS (million instructions per second)!



Power Trends

- One way of enhancing performance is to increase clock rate (implying a reduction in clock cycle time).
- A consequence of increasing clock rate is an increase in power dissipation
 - Motivation: Reducing CPU Power to increase battery time, reduce cooling cost.





Energy dissipation

- Energy consumption = dynamic energy + static energy
 - Dynamic energy (energy spent when transistors switch from 0→1 1→0) is primary
 - Static energy is the energy cost when no transistor switches
- Energy for $0 \rightarrow 1 \rightarrow 0$:

• Energy for $0\rightarrow 1$ or $1\rightarrow 0$ per second (power):

Energy $\propto 1/2 \times \text{Capacitive load} \times \text{Voltage}^2 \times \text{Frequency switched}$



Reducing Power


- Suppose a new CPU has
 - 85% of capacitive load of old CPU
 - 15% voltage and 15% frequency reduction

$$\frac{P_{\text{new}}}{P_{\text{old}}} = \frac{C_{\text{old}} \times 0.85 \times (V_{\text{old}} \times 0.85)^2 \times F_{\text{old}} \times 0.85}{C_{\text{old}} \times V_{\text{old}}^2 \times F_{\text{old}}} = 0.85^4 = 0.52$$

- The power wall
 - We can't reduce voltage further
 - We can't remove more heat
- How else can we improve performance?



Uniprocessor Performance



Constrained by power, instruction-level parallelism, memory latency



Multiprocessors

- Multicore microprocessors
 - More than one processor per chip
- Requires explicitly parallel programming
 - Compare with instruction level parallelism
 - Hardware executes multiple instructions at once
 - Hidden from the programmer
- Hard to do (Why?)
 - Programming for performance
 - Load balancing
 - Optimizing communication and synchronization



Amdahl's Law

- Pitfall(陷阱): Improving an aspect of a computer and expecting a proportional improvement in overall performance
- Amdahl's Law:
 - Calculate how much a computation can be sped up by running part of it in parallel

$$T_{improved} = \frac{T_{affected}}{improvement factor} + T_{unaffected}$$

- make the common case fast
- Example:
 - Multiply accounts for 80s/100s in a program
 - How much improvement in multiply performance to get 5 X overall?

Execution time_{new} =
$$\frac{80s}{n} + (100 - 80 \text{ s}) = \frac{80s}{n} + 20s$$


Impossible to get 5 times faster overall!



Amdahl's Law

Speedup =
$$\frac{T_1 + T_2}{T'} = \frac{T_1 + T_2}{\frac{T_1}{N} + T_2} = \frac{1}{\frac{1}{N} \left(\frac{T_1}{T_1 + T_2}\right) + \left(\frac{T_2}{T_1 + T_2}\right)} = \frac{1}{\frac{1}{N}(p) + (1 - p)}$$
(p: parallel portion)

(p:parallel portion)





Measuring and evaluating performance

What's wrong with this program as a workload?

```
integer A[][], B[][], C[][];
for (I=0; I<100; I++)
  for (J=0; J<100; J++)
    for (K=0; K<100; K++)
        C[I][J] = C[I][J] + A[I][K]*B[K][J];</pre>
```

- What measured? Not measured? What is it good for?
- Ideally run typical programs with typical input before purchase, or before even build machine
 - Called a "workload"; For example:
 - Engineer uses compiler, spreadsheet
 - Author uses word processor, drawing program, compression software



Benchmark

- To compare performance between two computers, we use benchmark
 - Select a set of programs that represent the workload
 - Run these programs on each computer
 - Compare the average execution time (geometric mean)
- Example:

• Based on the arithmetic and geometric means execution time, which of the two computer is faster?

Geometric Mean = $\sqrt[n]{\prod_{i=1}^{n} Execution time_i}$

Execution Time	Computer A	Computer B		
Program 1	2	10		
Program 2	100	105		
Program 3	1000	100		
Program 4	25	75		

$$\frac{\text{Geometric mean}_{A}}{\text{Geometric mean}_{B}} = \frac{\sqrt[4]{2 \times 100 \times 1000 \times 25}}{\sqrt[4]{10 \times 105 \times 100 \times 75}} = \sqrt[4]{\frac{2 \times 100 \times 1000 \times 25}{10 \times 105 \times 100 \times 75}} = \sqrt[4]{0.63} < 1$$

Computer A is faster



SPEC CPU Benchmark

- Benchmark
 - A set of programs used to assess the performance of a computer
- SPEC: Standard Performance Evaluation Corporation(SPEC CPU2006)
- Benchmarking flow
 - measure execution time
 - normalize to a reference machine
 - summarize as geometric mean of performance ratios
- SPECratio: execution time_{reference machine}

execution time_{measured machine}

Geometric mean:

$$\sqrt[n]{\prod_{i=1}^{n} Execution time ratio_{i}}$$



CINT2006 result for Intel Core i7 920

Integer benchmarks

$$\sqrt[n]{\prod_{i=1}^{n} Execution time ratio_{i}}$$

Description	Name	Instruction Count x 10 ⁹	CPI	Clock cycle time (seconds x 10 ⁻⁹)	Execution Time (seconds)	Reference Time (seconds)	SPECratio
Interpreted string processing	perl	2252	0.60	0.376	508	9770	19.2
Block-sorting compression	bzip2	2390	0.70	0.376	629	9650	15.4
GNU C compiler	gcc	794	1.20	0.376	358	8050	22.5
Combinatorial optimization	mcf	221	2.66	0.376	221	9120	41.2
Go game (AI)	go	1274	1.10	0.376	527	10490	19.9
Search gene sequence	hmmer	2616	0.60	0.376	590	9330	15.8
Chess game (AI)	sjeng	1948	0.80	0.376	586	12100	20.7
Quantum computer simulation	libquantum	659	0.44	0.376	109	20720	190.0
Video compression	h264avc	3793	0.50	0.376	713	22130	31.0
Discrete event simulation library	omnetpp	367	2.10	0.376	290	6250	21.5
Games/path finding	astar	1250	1.00	0.376	470	7020	14.9
XML parsing	xalancbmk	1045	0.70	0.376	275	6900	25.1
Geometric mean	_	_	_	-	_	_	25.7



SPEC Power Benchmark

- Power consumption of server at different workload levels
 - Performance: ssj_ops (server side Java operations per second)
 - Power: Watts (Joules/sec)

overall ssj_ops per watt =
$$\left(\sum_{i=0}^{10} ssj_ops_i\right) / \left(\sum_{i=0}^{10} power_i\right)$$

Target Load %	Performance (ssj_ops)	Average Power (watts)
100%	865,618	258
90%	786,688	242
80%	698,051	224
70%	607,826	204
60%	521,391	185
50%	436,757	170
40%	345,919	157
30%	262,071	146
20%	176,061	135
10%	86,784	121
0%	0	80
Overall Sum	4,787,166	1922
\sum ssj_ops / \sum power =		2490



Fallacy: Low Power at Idle

- Fallacy(谬误)
- Look back at i7 power benchmark
 - At 100% load: 258W
 - At 50% load: 170W (66%)
 - At 10% load: 121W (47%)
- Google data center
 - Mostly operates at 10% 50% load
 - At 100% load less than 1% of time
- Consider designing processors to make power proportional to the load!



Summary

- Knowledge of hardware improves software quality:
 - compilers, OS, threaded programs, memory management
- Important trends:
 - growing density of transistors
 - move to multi-core
 - slowing rate of performance improvement
 - power/thermal constraints
- Reasoning about performance:
 - clock speeds, CPI, benchmark suites, performance equations
- Next:
- assembly instructions