DIGITAL DESIGN

LAB13 REGISTER(MEMORY), COUNTER, DON'TS IN VERILOG CODE OF CIRCUIT

2022 FALL TERM @ CSE . SUSTECH

LAB13

- Register
 - Register
 - Shift register
 - Register and Memory in Verilog
- Counter
 - Ring counter
 - Johnson-counter
- DON'Ts in Verilog code of Circuit
- Practice

REGISTER(1)

• In <u>digital electronics</u>, especially <u>computing</u>, <u>hardware registers</u> are circuits typically composed of <u>flip flops</u>, often with many characteristics similar to <u>memory</u>, such as: The ability to <u>read</u> or <u>write</u> multiple <u>bits</u> at a time, and using an <u>address</u> to select a particular register in a manner similar to a <u>memory address</u>.

• Hardware registers are used in the <u>interface</u> between <u>software</u> and <u>peripherals</u>. Software writes them to send information to the device, and reads them to get information from the device. Some hardware devices also include registers that are not visible to software, for their internal use.

REGISTER(2)

• In its broadest definition, a register consists of a group of flip-flops together with gates that affect their operation. The flip-flops hold the binary information, and the gates determine how the information is transferred into the register.

• A register capable of shifting the binary information held in each cell to its neighboring cell, in a selected direction, is called a shift register.

SHIFT REGISTER(1) - SHIFT RIGHT(1)

assign SO = D[0];

if (!Rst_n)


else

endmodul e

D<=4' b00000:

always @(posedge Clk, negedge Rst_n)

 $D \leftarrow \{SI, D[3:1]\}$:



The data shift from MSB to LSB (shift right)

SI -> D[3], D[3] -> D[2], D[2] -> D[1], D[1] -> D[0]

SHIFT REGISTER(1) - SHIFT RIGHT(2)

```
module Shift_Right_4(
   input SI,Clk, Rst_n,
   output SO,
   output reg[3:0] D
);
assign SO = D[0];
always @(posedge Clk, negedge Rst_n)
   if (!Rst_n)
        D<=4'b0000;
else
        D <= {SI, D[3:1]};
endmodule</pre>
```



SHIFT REGISTER(2) - SHIFT LEFT(1)

assign SO = D[3];

if (!Rst_n)


else

endmodule

D<=4' b0000:

always @(posedge Clk, negedge Rst_n)

 $D \leftarrow \{D[2:0], SI\}$



The data shift from LSB to MSB (shift left)

D[3] <- D[2], D[2] <- D[1], D[1] <- D[0], D[0]<-S1

SHIFT REGISTER(2) - SHIFT LEFT(2)


```
module Shift_Left_4(
    input SI, Clk, Rst_n,
    output SO,
    output reg[3:0] D
    ):
    assign S0 = D[3];
    always @(posedge Clk, negedge Rst_n)
        if (!Rst_n)
            D<=4' b0000;
        else
            D (= {D[2:0], SI};
endmodule
```



SHIFT REGISTER - 74195

Pin names

- \overline{PE} Parallel Enable Input
- $P_0 \sim P_3$ Parallel Data Inputs
- J First Stage J Input
- \overline{K} First Stage K Input
- CP Clock Input
- \overline{MR} Master Reset Input
- $Q_0 \sim Q_3$ Parallel Outputs, Q0 is MSB
- $\overline{Q_3}$ Complementary Last Stage Output




UNIVERSAL 4-BIT SHIFT REGISTER

The SN54/74LS195A is a high speed 4-Bit Shift Register offering typical shift frequencies of 39 MHz. It is useful for a wide variety of register and counting applications.

SHIFT REGISTER - 74195

```
module Shift Register 74195(
   input MR_n, CP, PE_n, J, K_n,
   input D3, D2, D1, D0,
    output reg Q3, Q2, Q1, Q0,
   output Q0 n
    assign QO_n = ~QO;
   assign K = "K n;
    always @(posedge CP, negedge MR_n)
       if (!MR n)
            {Q3, Q2, Q1, Q0}<=4'b0000;
        else
           if(!PE n)//parallel load
                {Q3, Q2, Q1, Q0}<={D3, D2, D1, D0};
            else
                case ({J, K})
                   2'b00: {03, Q2, Q1, Q0} <= {Q2, Q1, Q0, Q0};
                   2'b01:{Q3, Q2, Q1, Q0}<={Q2, Q1, Q0, 1'b0};
                   2'b10:{Q3, Q2, Q1, Q0}<={Q2, Q1, Q0, 1'b1};
                   2'b11:{03, Q2, Q1, Q0}<={02, Q1, Q0, ~Q0}:
                endcase:
endmodule
```



OPERATING MODES	INPUTS				OUTPUTS					
OPERATING MODES	MR	PE	J	ĸ	Pn	Q ₀	Qı	Q ₂	Q ₃	Q3
Asynchronous Reset	L	Х	х	х	х	L	L	L	L	н
Shift, Set First Stage	н	h	h	h	x	н	qo	q1	q2	q 2
Shift, Reset First Stage	н	h	1	1	x	L	qo	q1	q2	\overline{q}_2
Shift, Toggle First Stage	Н	h	h	1	X	Φo	qo	Q1	q2	\overline{q}_2
Shift, Retain First Stage	н	h	1	h	x	qo	qo	q1	q2	\overline{q}_2
Parallel Load	н	1	X	Х	pn	po	P1	p ₂	рз	\bar{p}_3


H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial


I = LOW voltage level one setup time prior to the LOW to HIGH clock transition.

h = HIGH voltage level one setup time prior to the LOW to HIGH clock transition.

 $p_n (q_n) =$ Lower case letters indicate the state of the referenced input (or output) one setup time prior to the LOW to HiGH clock transition.

SERIAL-PARALLEL CONVERTER WITH TWO 74195 CHIPS





SHIFT REGISTER - 74194(1)

• S_0 , S_1 Mode Control inputs

• $P_0 \sim P_3$ Parallel Data Inputs


D_{SR} Serial(Shift Right) Data Input

• D_{SL} Serial(Shift Left) Data Input

CPClock Input

• \overline{MR} Master Reset Input

• $Q_0 \sim Q_3$ Parallel Outputs, Q0 is MSB



4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER

The SN54/74LS194A is a High Speed 4-Bit Bidirectional Universal Shift Register. As a high speed multifunctional sequential building block, it is useful in a wide variety of applications. It may be used in serial-serial, shift left, shift right, serial-parallel, parallel-serial, and parallel-parallel data register transfers.

SHIFT REGISTER - 74194(2)

```
module Shift Register 74194(
    input MR n, CP, DSR, DSL, // Clear, Clock, Serial input
    input [1:0] S, //Select input
    input D3, D2, D1, D0, //Parallel input
    output reg Q3, Q2, Q1, Q0//Parallel output
    always @(posedge CP, negedge MR_n)
        if(!MR n)
            {Q3, Q2, Q1, Q0} <= 4'b0000:
        else
            case (S)
            2'b00: {Q3, Q2, Q1, Q0}<={Q3, Q2, Q1, Q0};
            2'b01:{Q3, Q2, Q1, Q0}<={DSR, Q3, Q2, Q1};
            2'b10:{Q3, Q2, Q1, Q0}<={Q2, Q1, Q0, DSL};
            2'b11:{Q3, Q2, Q1, Q0}<={D3, D2, D1, D0};
            endcase
endmodule
```

	INPUTS								OUTPUTS			
OPERATING MODES	CP	MR	S1	S ₀	D SR	D SL	Dn	Q ₀	Q1	Q ₂	Q ₃	
reset (clear)	X	L	XXX	xx				LLLL				
hold ("do nothing")	X	H	I	I	X	X	х	q0	q1	q2	q3	
shift left	1	H H	h h	I	X X	I h	X X	q1 q1	q2 q2	q3 q3	L H	
shift right	↑ ↑	H H	I I	h h	I h	X X	X X	L H	qo qo	qı qı	q2 q2	
parallel load	1	Hh		h	X	X	dn	do	d ₁	d ₂	d ₃	

Notes

1. H = HIGH voltage level

= HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition

L = LOW voltage level

= LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition

q,d = lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW-to-HIGH CP transition

X = don't care

= LOW-to-HIGH CP transition

COUNTER


• In <u>digital logic</u> and <u>computing</u>, a <u>counter</u> is a device which stores (and sometimes displays) the number of times a particular <u>event</u> or <u>process</u> has occurred, often in relationship to a <u>clock signal</u>. The most common type is a <u>sequential digital logic</u> circuit with an input line called the <u>clock</u> and multiple output lines. The values on the output lines represent a number in the <u>binary</u> or <u>BCD</u> number system. Each pulse applied to the clock input <u>increments</u> or <u>decrements</u> the number in the counter.


• A counter circuit is usually constructed of a number of <u>flip-flops</u> connected in cascade. Counters are a very widely used component in <u>digital circuits</u>, and are manufactured as separate <u>integrated circuits</u> and also incorporated as parts of larger integrated circuits

RING COUNTER—USING 74194


	INPUTS							OUTPUTS			
OPERATING MODES	CP	MR	Sı	S ₀	D SR	D SL	Dn	Q ₀	Q1	Q ₂	Q3
reset (clear)	X	L	XXX	xx				LLLL			
hold ("do nothing")	X	Н	I	I	х	х	х	qo	q1	Q2	q3
shift left	† †	H H	h h	I	X X	I h	X X	q1 q1	q2 q2	q3 q3	L H
shift right	† †	H H	I I	h h	I h	x x	X X	L H	qo qo	qı qı	q2 q2
parallel load	1	Hh		h	X	х	da	do	dı .	d ₂	d3

sequence number	Q3	Q2	Q1	Q0	
1	1	0	0	0	
2	0	1	0	0	
3	3 0		1	0	
4	0	0	0	1	







OJOHNSON-COUNTER(1)



```
module johoson_counter(
input clk,rst_n,output reg [3:0] out);
always @(posedge clk,negedge rst_n) begin
    if(~rst_n)
        out<=4'b0;
else
        out<={~out[0],out[3:1]};
end
endmodule</pre>
```






JOHNSON-COUNTER(2)

```
module johoson_counter(
input clk,rst_n,output reg [3:0] out);
always @(posedge clk,negedge rst_n) begin
    if(~rst_n)
        out<=4'b0;
else
        out<={~out[0],out[3:1]};
end
endmodule</pre>
```

```
module johnsonCounterTb();
reg clk,rst_n;
wire [3:0] out;
johoson_counter jcl(clk,rst_n,out);
initial begin
    clk = 1'b0;
    rst_n = 1'b0;
    #3 rst_n = 1'b1;
    forever #5 clk=~clk;
    #160 $finish;
end
endmodule
```



MEMORY IN VERILOG

Memory can be seen as a set of registers with the same bit width.

Modeling memory by building arrays of reg variables, and addressing each unit of the array by array index

Definition:

```
reg [n-1:0] memory name [m-1:0]; // there are m units in memory, the size of each unit in the memory is n.
```

- Notes:
 - A n-bit register can be assigned in an assignment statement, but a full memory CAN NOT.
 - If you need to read and write a storage unit in memory, you must specify the address of the unit in memory.

To define a memory named **Mema** which has **5** memory units, each with a bit width of **3** bits.

```
reg [2:0] Mema [4:0];
```

To assign 3'b101 to Mema [1] unit in Mema

```
Mema [1]= 3'b101;
```

DON'TS IN VERILOG(1)

- Non-Synthesizable Verilog which is NOT suggested in your design
 - initial
 - Task, function
 - System task:\$display, \$monitor, \$strobe, \$finish
 - fork... join
 - UserDefinedPrimitive

DON'TS IN VERILOG(2)

- Incomplete "if else" block or Incomplete "case" in combinational logical block which are NOT suggested in your design.
 - a unexpected latch would be generated by EDA tool while finish the systhesis, the latch is not good for the combinational logic.

```
module updown_counter(D,CLK,CR,LD,UP,Q)
input [3:0]D;
input CLK,CR,LD,UP;
output reg [3:0] Q;
always @(posedge CLK )

if(!CR)
   Q=0;
   else if(!LD)
   Q=D;
   else if(UP)
   Q=Q+1;

endmodule
```

```
module decorder(cln,data,addr);
input cln;
input [1:0] addr;
output reg [3:0] data;
always @(cln or addr )
begin
if(0==cln)
   data=4 b00000;
else
   case(addr)
   2'b00:data=4'b1110;
   2'b01:data=4'b1101;
   2'b10:data=4'b1011;
   endcase
end
endmodule
```

DON'TS IN VERILOG(3)

- NOT suggested
 - Embedded 'if-else'
- Suggested
 - Using an asynchronous reset to make your system go to initial state
 - Using 'case' instead of embedded 'if-else' to avoid unwanted priority and longer delay

VERILOG (BE CAREFUL WITH EMBEDDED IF-ELSE)

Embedded 'if-else' circuit brings priority and more latency compared to 'case'


```
always @*

if( 2'b00 == x)
    y = 4'b0001;


else if( 2'b01 == x)
    y = 4'b0010;

else if( 2'b11 == x)
    y = 4'b0100;

else
    y = 4'b1000;
```



```
always @*
    case(x)
    2'b00: y=4'b0001;
    2'b01: y=4'b0010;
    2'b10: y=4'b0100;
    2'b11: y=4'b1000;
    endcase
```



DON'TS IN VERILOG(4)

NOT suggested

- Two different edge trigger for one always block
- (!!!) a signal/port is assigned in more than one always block (it won't report error while synthesized but its behavior maybe wrong after synthesize, pay special attention about the critical warning: multipe driver)
- Mix-use blocking assignment and non-blocking assignment in one always block.

DON'TS IN VERILOG(5)

- NOT suggested
 - Two different edge trigger for one always block
 - (!!!) a signal/port is assigned in more than one always block (it won't report error while synthesized but its behavior maybe wrong after synthesize, pay special attention about the critical warning: multipe driver)
 - Mix-use blocking assignment and non-blocking assignment in one always block.

TIPS ON PROJECT(1)

- Using button on the developing board, notice the shaking of button while it is pressed and released.
- Avoid assigning to a variable in several always block, or it would cause conflicts
- Notice on the sensitive list of always block :
 - Suggested: '*' is suggested in combinational logic
 - NOT suggested:
 - (posedge clk, negedge clk) // there is no corresponding component in FPGA
 - (posedge in1) is not suggested to find a posedge of an input signal

TIPS ON PROJECT(2-1)

Don't using posege or negedge of a normal signal except 'clock' or 'reset' in the sensitive list of the 'always' statement block.

DON'Ts: always @(posedge trig) begin x < = y; end

end

Do Using following description instead always @(pos) begin if(pos) x = y; else x = x;

//here pos is a new signal while it's 1'b1 means there is a posedge of trig



TIPS ON PROJECT(2)

To find the posedge or negedge of input signal 'trig' Following method is suggested



Step1:

Sample the 'trig' at the rising edge(posedge) of clk to obtain 'trig1'

Step2:

Delay the 'trig1' by one clk cycle to obtain 'trig2'

Step3:

Delay the 'trig1' by one clk cycle to obtain 'trig3'

Step4:

- a) After negating 'trig3', do logic and operation with 'trig2' to obtain 'pos'
- b) After negating 'trig2', do logic and operation with 'trig3' to obtain 'neg'

PRACTICE

- 1. Use 74195 chip realize a four-bit ring counter.
 - Do the design and verify its function using test-bench.

sequence number	Q3	Q2	Q1	Q0
1	1	0	0	0
2	0	1	0	0
3	0	0	1	0
4	0	0	0	1

- 2. Use Two 74194 to implement a 8-bits serial-parallel Converter.
- 3. Plan the register and memory which would be used in your project?
 - Which modules needs register or memory
 - How to define, read and write them?
 - parameters are suggested to be used here