DIGITAL DESIGN

LAB3 BITWISE OPERATION IN VERILOG, GATES IN RTL VS LUT IN FPGA 2022 FALL TERM

LAB3

- Verilog
 - Bitwise and logic operations in Verilog
- Design mode in Verilog
 - 1. data flow
- Vivado
 - Schematic of "TRL analysis" (Gates)
 - Schematic of "Synthesis" (LUT of FPGA chip)

BITWISE AND LOGICAL OPERATIONS IN VERILOG

Four-valued logic (The IEEE 1364 standard): 0, 1, Z (high impedance), and X (unknown logic value).

Operator: ~ & ^ ~^ ^~ | ! && ||

Operator type	Operator symbols	Operation performed
	~	Bitwise NOT (1's complement)
	&	Bitwise AND
Bitwise	I	Bitwise OR
111	٨	Bitwise XOR
	~^ or ^~	Bitwise XNOR
	I	NOT
Logical	&&	AND
	II	OR

DESIGN MODE IN VERILOG - DATA FLOW

• 1. Data flow design: using "assign " as continuous assignment, to transfer the data from input ports through variables to the output ports.

logical expression	data flow in Verilog
f(a,b,c) = abc + a'b	assign f = a & b &c ~a &b
$f(a,b,c) = \sum (2,4,5,6) = a'bc'+ab'c'+ab'c+abc'$	assign f = ~a&b&~c a&~b&~c a& ~b&c a&b&~c;

DATA FLOW DESIGN

Demo: a) q1 = x b) q2 = x + xy c) q3 = x(x + y)

end endmodule

```
module lab3_df(
    input x,
    input y,
    output q1,
    output q2,
    output q3
    assign q1 = x;
    assign q2 = x | (x & y);
    assign q3 = x & (x | y);
endmodule
```

```
module lab3 df sim();
   reg simx, simy;
   wire simq1, simq2, simq3;
   lab3_df u_df(
    .x(simx), .y(simy), .q1(simq1), .q2(simq2), .q3(simq3));
   initial
                       SIMULATION - Behavioral Simulation - Functional - sim_1 - lab3_df_sim
    begin
       simx=0:
                           lab3_df.v x lab3_df_sim.v x Untitled 1 x
       simy=0;
                           Q 💾 Q Q 💥 📲 H 🕨 🖆 🛨 🖡 🖡
    #10
       simx=0:
                                         Value
                            Name
                                               0 ns | 10 ns | 20 ns | 30 ns | 40 ns
       simy=1:
                             I simx
    #10
                             la simy
       simx=1:
                             ₩ simq1
       simy=0;
                             I simq2
    #10
                             ₩ simq3
        simx=1:
                                                                                   5
       simy=1:
```

SCHEMATIC IN 'RTL ANALYSIS'

```
Flow Navigator

➤ RTL ANALYSIS

➤ Open Elaborated Design

E Report Methodology


Report DRC

Report Noise

Schematic
```

```
module lab3_df(
    input x,
    input y,
    output q1,
    output q2,
    output q3
    assign q1 = x;
    assign q2 = x \mid (x \& y);
    assign q3 = x & (x | y);
endmodule
```


SCHEMATIC IN 'SYNTHESIS'(1)




SYNTHESIS Run Synthesis Open Synthesized Design Constraints Wizard **Edit Timing Constraints** Set Up Debug Teport Timing Summary Report Clock Networks Report Clock Interaction Report Methodology Report DRC Report Utilization Neport Power Schematic 3 chematic

SCHEMATIC IN 'SYNTHESIS'(2)

Double click the LUT in schematic window



• In the 'Cell Properties' window, choose 'Truth Table', the truth table of the cell is shown



- 1. Do the circuit design:
 - There are 3 inputs: x, y and z, 3 output: o1,o2 and o3(all of them are 1 bit width)
 - The logical expression between inputs and outputs are:

o1=
$$xyz+xyz'$$
, o2= $xy(z+z')$, o3= xy

Implement the circuit by using data flow

• 2. Get the schematic of the circuit in "RTL analysis" and "Synthesis" respectively, describe the differences between them.

• 3. create testbench, do simulation to verify function of the design.

make your conclusion about the following the by using the waveform of simluation.

$$xyz+xyz' = xy(z+z') = xy$$

- 4. generate bitstream file, test the circuit on the board
- 5. For 3 circuit: o1= xyz+xyz', o2= xy(z+z'), o3= xy, Which circit is better, why?

- Design a circuit to get the addition of two two-bit unsigned numbers:
 - In the design, the operator "+" in verilog in not allowed here.
 - Build a test bench to verify the function of your design.
 - Programe the the FPGA chip with the bitstream file, then test the design.

a[1]	a[0]	b[1]	b[0]	sum[2]	sum[1]	sum[0]
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	0	0	1	0
0	0	1	1	0	1	1
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	0	1	1
0	1	1	1	1	0	0
1	0	0	0	0	1	0
1	0	0	1	0	1	1
1	0	1	0	1	0	0
1	0	1	1	1	0	1
1	1	0	0	0	1	1
1	1	0	1	1	0	0
1	1	1	0	1	0	1
1	1	1	1	1	1	0

TIPS1

- List the Truth-table of the circuit.
- Recode it's logical expression about every bit of output and the inputs.

```
sum[0] = ...; sum[1] = ....; sum[2] = ....;
sum[2] = a[1]' a[0] b[1] b[0] +
a[1] a[0]' b[1] b[0]' + a[1] a[0] b[1]' b[0] +
a[1] a[0] b[1]' b[0] + a[1] a[0] b[1]' b[0] + a[1] a[0] b[1] b[0]' + a[1] a[0] b[1] b[0];
```


• Using bitwise operator "&","|" and "~" to express the logical expression in verilog(Don't forget the keyword "assign" in verilog).

```
assign sum[2] = ~a[1] & a[0] & b[1] & b[0] | a[1] & ~a[0] & b[1] & ~b[0] | ...
```

Ĭ	a[1]	a[0]	b[1]	b[0]	sum[2]	sum[1]	sum[0]
	0	0	0	0	0	0	0
J	0	0	0	1	0	0	1
H	0	0	1	0	0	1	0
۱	0	0	1	1	0	1	1
	0	1	0	0	0	0	1
N	0	1	0	1	0	1	0
1	0	1	1	0	0	1	1
9	0	1	1	1	1	0	0
1	1	0	0	0	0	1	0
1	1	0	0	1	0	1	1
	1	0	1	0	1	0	0
ı	1	0	1	1	1	0	1
ı	1	1	0	0	0	1	1
	1	1	0	1	1	0	0
	1	1	1	0	1	0	1
Į	1	1	1	1	1	1	0

Q: How many gates needed in this circuit? is it too much?

- Design a circuit to get the addition of two two-bit unsigned numbers:
 - In the design:
 - the operator "+" in verilog in not allowed here.
 - using gates as less as possible.
 - Build a test bench to verify the function of your design.




TIP2

Simplify the circuit by using karnaugh map.

a[1]	a[0]	b[1]	b[0]	sum[0]
0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
0	0	1	1	1
0	1	0	0	1
0	1	0	1	0
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	1
1	1	0	0	1
1	1	0	1	0
1	1	1	0	1
1	1	1	1	0

Before the simplification, there are only ? not gate(s), ? and gate(s) and ? or gate(s) in the circuit.

1,000	sum[0]		b[1]b[0]				
Sum			01	11	10		
	00		1	1			
[1] [0]	01	1			1		
a[1]a[0]	11	1			1		
	10		1	1	6 8		



After simplified by using karnaugh map, the circuit about sum[0] and a,b in Verilog is: assign sum[0]= \sim a[0]&b[0] + \sim b[0]&a[0];

There are only? not gate(s),? and gate(s) and? or gate(s).

a[1]	a[0]	b[1]	b[0]	sum[1]
0	0	0	0	0
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1


a	sum[1]		b[1]b[0]				
Sumt			01	11	10		
	00	8 8		1	1		
-[1]-[0]	01		1		1		
a[1]a[0]	11	1		1			
	10	1	1				

auml	oum[1]		b[1]b[0]				
sum[1]		00	01	_11	10_		
	00			1	1		
[1] [0]	01		1		1		
a[1]a[0]	11	1		1			
	10	1	1				

 $\begin{aligned} \text{SUM}[1] &= (~a[1]\&a[0]\&~b[1]\&b[0]~) \mid (a[1]\&a[0]\&b[1]\&b[0]) \mid \\ & (~a[1]\&~a[0]\&b[1]) \mid (~a[1]\&b[1]\&~b[0]) \mid \\ & (a[1]\&~b[1]\&~b[0]) \mid (a[1]\&~a[0]\&~b[1]); \end{aligned}$

a[1]	a[0]	b[1]	b[0]	sum[2]
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

sum[2]		b[1]b[0]				
		00	01	11	10	
	00	E 2	. 79			
[1] [0]	01	-		1		
a[1]a[0]	11		1	1	1	
	10	8		1	1	



sum[2] = (a[1]&a[0]&b[0]) | (a[0]&b[1]&b[0]) | (a[1]&b[1])