

# Lecture 9: Sequential Logic

CS207: Digital Logic

Jialin Liu

Department of Computer Science and Engineering (CSE)  
Southern University of Science and Technology (SUSTech)

4 November 2022



These slides were prepared based on the slides by Dr. Jianqiao Yu and the ones by Prof. Georgios Theodoropoulos of the Department of CSE at the SUSTech, as well as the contents of the following book:

M. M. Mano and M. Ciletti, *Digital design: with an introduction to the Verilog HDL*.  
Pearson, 2013



# Outline of This Lecture

Analysis of Clocked Sequential Circuit

Finite State Machine

State Reduction

State Assignment

Designing Clocked Sequential Circuits

Design Procedure

Excitation Table

Summary



# Outline of This Lecture

Analysis of Clocked Sequential Circuit

Finite State Machine

Designing Clocked Sequential Circuits

Summary




# Analysis of Clocked Sequential Circuits

- ▶ Describes what a given circuit will do under certain operating conditions.
  - ▶ Obtaining a table or a diagram for the time sequence of inputs, outputs, and internal states.
  - ▶ Or obtain the Boolean expressions that describes the behaviour of the circuit.
    - Ways to describe a sequential circuit:  
K-map (卡诺图), logic diagram (逻辑电路图), function table (功能表), state table (状态表), state diagram (状态图), characteristic equations (特性方程) (next state equation, 次态方程), excitation table (激励方程).
- ▶ A diagram is a clock sequential circuit, if it includes flip-flops and clock inputs.

# Analysis of Clocked Sequential Circuits

- The behaviour can be described with **state equations**, or **transition equations**.



# Analysis of Clocked Sequential Circuits


| $D$ | $Q_{t+1}$ |       |
|-----|-----------|-------|
| 0   | 0         | Reset |
| 1   | 1         | Set   |

► Two D flip-flops:

- $A(t+1) = A(t)x(t) + B(t)x(t)$ ,
- $B(t+1) = A'(t)x(t)$ .

► The output:


- $y(t) = [A(t) + B(t)]x(t)'$ .
- Since all signals are labeled by  $t$ , we can also write  $y = (A + B)x'$ .



## Analysis of Clocked Sequential Circuits

- ▶ Time-sequence of inputs, outputs, FFs can be enumerated in a **state table**.

| Present |     | Input | Next |     | Output |
|---------|-----|-------|------|-----|--------|
| $A$     | $B$ | $x$   | $A$  | $B$ | $y$    |
| 0       | 0   | 0     | 0    | 0   | 0      |
| 0       | 0   | 1     | 0    | 1   | 0      |
| 0       | 1   | 0     | 0    | 0   | 1      |
| 0       | 1   | 1     | 1    | 1   | 0      |
| 1       | 0   | 0     | 0    | 0   | 1      |
| 1       | 0   | 1     | 1    | 0   | 0      |
| 1       | 1   | 0     | 0    | 0   | 1      |
| 1       | 1   | 1     | 1    | 0   | 0      |







# Analysis of Clocked Sequential Circuits


- ▶ State table has  $2^{m+n}$  rows for  $m$  flip-flops and  $n$  inputs, which is very long.
- ▶ Or with three sections, with input in the next state and output column.

| Present |     | Next    |     |         |     | Output  |         |
|---------|-----|---------|-----|---------|-----|---------|---------|
|         |     | $x = 0$ |     | $x = 1$ |     | $x = 0$ | $x = 1$ |
| $A$     | $B$ | $A$     | $B$ | $A$     | $B$ | $y$     | $y$     |
| 0       | 0   | 0       | 0   | 0       | 1   | 0       | 0       |
| 0       | 1   | 0       | 0   | 1       | 1   | 1       | 0       |
| 1       | 0   | 0       | 0   | 1       | 0   | 1       | 0       |
| 1       | 1   | 0       | 0   | 1       | 0   | 1       | 0       |

# Analysis of Clocked Sequential Circuits

## ► State diagram:

- Each state as a circle.
- Transitions between states are directed lines connecting the circles.




| Present |     | Next    |     |         |     | Output  |         |
|---------|-----|---------|-----|---------|-----|---------|---------|
|         |     | $x = 0$ |     | $x = 1$ |     | $x = 0$ | $x = 1$ |
| $A$     | $B$ | $A$     | $B$ | $A$     | $B$ | $y$     | $y$     |
| 0       | 0   | 0       | 0   | 0       | 1   | 0       | 0       |
| 0       | 1   | 0       | 0   | 1       | 1   | 1       | 0       |
| 1       | 0   | 0       | 0   | 1       | 0   | 1       | 0       |
| 1       | 1   | 0       | 0   | 1       | 0   | 1       | 0       |



# Analysis of Clocked Sequential Circuits

- ▶ Circuit diagram  $\rightarrow$  Equations  $\rightarrow$  State table  $\rightarrow$  State diagram.
  - ▶ State table is easier to derived from circuit diagram and state equations.
  - ▶ State diagram gives a pictorial view of state transitions.
- ▶ The shown diagram is a 0-detector.





# Analysis of Clocked Sequential Circuits

- ▶ The logic diagram of a sequential circuit consists of flip-flops and gates.
- ▶ The interconnections among the gates form a combinational circuit and may be specified algebraically with Boolean expressions.
- ▶ The part of the combinational circuit that generates external outputs is described algebraically by a set of Boolean functions called **output equations**.
- ▶ The part of the circuit that generates the inputs to flip-flops is described algebraically by a set of Boolean functions called **flip-flop input equations** (or, sometimes, **excitation equations**).



- ▶ We will adopt the convention of using the flip-flop input symbol to denote the input equation variable and a subscript to designate the name of the flip-flop output.
  - ▶ For example, the following input equation specifies an OR gate with inputs  $x$  and  $y$  connected to the  $D$  input of a flip-flop whose output is labeled with the symbol  $Q$ :

$$D_Q = x + y$$


# Analysis of Clocked Sequential Circuits

- ▶ The sequential circuit consists of two D flip-flops  $A$  and  $B$ , an input  $x$ , and an output  $y$ .
- ▶ The logic diagram of the circuit can be expressed algebraically with two flip-flop input equations and an output equation:

$$D_A = Ax + Bx,$$

$$D_B = A'x,$$

$$y = (A + B)x'.$$






## Analysis with JK/T Flip-flops

- ▶ JK flip-flops and T flip-flops are different from D flip-flops whose state equation is the same as the input equation.
  - ▶ Refer to the corresponding characteristic equation.
- ▶ Next-state values can be derived by
  - ▶ Determining input equations.
  - ▶ Listing binary values for each input equation.
  - ▶ Using the corresponding flip-flop characteristic table to determine next state values.

- $$\begin{aligned} J_A &= B, \\ K_A &= Bx', \\ J_B &= x', \\ K_B &= A \oplus x. \end{aligned}$$







## An Example

- ▶ List binary values for each input equation.
- ▶ Use the corresponding flip-flop characteristic table to determine next state values.
  - ▶  $Q(t+1) = JQ' + K'Q$ .
- ▶  $A(t+1) = J_AA' + K'_A A = BA' + (Bx')'A$ .
- ▶  $B(t+1) = J_BB' + K'_B B = x'B' + (A \oplus x)'B$ .




## An Example

- ▶  $A(t+1) = J_A A' + K'_A A = BA' + (Bx')'A.$
- ▶  $B(t+1) = J_B B' + K'_B B = x'B' + (A \oplus x)'B.$

| Present |     | Input | Next |     | FF Inputs |       |       |       |
|---------|-----|-------|------|-----|-----------|-------|-------|-------|
| $A$     | $B$ | $x$   | $A$  | $B$ | $J_A$     | $K_A$ | $J_B$ | $K_B$ |
| 0       | 0   | 0     | 0    | 1   | 0         | 0     | 1     | 0     |
| 0       | 0   | 1     | 0    | 0   | 0         | 0     | 0     | 1     |
| 0       | 1   | 0     | 1    | 1   | 1         | 1     | 1     | 0     |
| 0       | 1   | 1     | 1    | 0   | 1         | 0     | 0     | 1     |
| 1       | 0   | 0     | 1    | 1   | 0         | 0     | 1     | 1     |
| 1       | 0   | 1     | 1    | 0   | 0         | 0     | 0     | 0     |
| 1       | 1   | 0     | 0    | 0   | 1         | 1     | 1     | 1     |
| 1       | 1   | 1     | 1    | 1   | 1         | 0     | 0     | 0     |

# An Example

| Present |   | Input | Next |   | FF Inputs |       |       |       |
|---------|---|-------|------|---|-----------|-------|-------|-------|
| A       | B | x     | A    | B | $J_A$     | $K_A$ | $J_B$ | $K_B$ |
| 0       | 0 | 0     | 0    | 1 | 0         | 0     | 1     | 0     |
| 0       | 0 | 1     | 0    | 0 | 0         | 0     | 0     | 1     |
| 0       | 1 | 0     | 1    | 1 | 1         | 1     | 1     | 0     |
| 0       | 1 | 1     | 1    | 0 | 1         | 0     | 0     | 1     |
| 1       | 0 | 0     | 1    | 1 | 0         | 0     | 1     | 1     |
| 1       | 0 | 1     | 1    | 0 | 0         | 0     | 0     | 0     |
| 1       | 1 | 0     | 0    | 0 | 1         | 1     | 1     | 1     |
| 1       | 1 | 1     | 1    | 1 | 1         | 0     | 0     | 0     |



## Another Example


- Determine input equations:

$$T_A = Bx,$$

$$T_B = x,$$


$$y = AB.$$

- List binary values for each input equation.
- Use the corresponding flip-flop characteristic table to determine next state values.
  - $Q(t+1) = T \oplus Q = T'Q + TQ'.$
- $A(t+1) = (Bx)'A + (Bx)A' = AB' + Ax' + A'Bx.$
- $B(t+1) = x \oplus B.$



## Another Example

| Present  |          | Input    | Next     |          | Output   |
|----------|----------|----------|----------|----------|----------|
| <i>A</i> | <i>B</i> | <i>x</i> | <i>A</i> | <i>B</i> | <i>y</i> |
| 0        | 0        | 0        | 0        | 0        | 0        |
| 0        | 0        | 1        | 0        | 1        | 0        |
| 0        | 1        | 0        | 0        | 1        | 0        |
| 0        | 1        | 1        | 1        | 0        | 0        |
| 1        | 0        | 0        | 1        | 0        | 0        |
| 1        | 0        | 1        | 1        | 1        | 0        |
| 1        | 1        | 0        | 1        | 1        | 1        |
| 1        | 1        | 1        | 0        | 0        | 1        |





# Outline of This Lecture

Analysis of Clocked Sequential Circuit

**Finite State Machine**

**State Reduction**

**State Assignment**


Designing Clocked Sequential Circuits

Summary




# Finite State Machine

- ▶ The most general model of a sequential circuit has inputs, outputs, and internal states.
- ▶ It is customary to distinguish between two models of sequential circuits:
- ▶ **Mealy model** (米里型电路).



- ▶ **Moore model** (摩尔型电路).





# Design of Clocked Sequential Circuits

- ▶ The **analysis** of sequential circuits starts from a circuit diagram and culminates in a state table or diagram.
- ▶ The **design** (synthesis) of a sequential circuit starts from a set of specifications and culminates in a logic diagram.
- ▶ Two sequential circuits may exhibit the same input–output behavior, but have a different number of internal states in their state diagram.
  - ▶ In general, reducing the number of flipflops reduces the cost of a circuit.
  - ▶ **State reduction** and **state assignment**.



# Outline



Analysis of Clocked Sequential Circuit

Finite State Machine

State Reduction


State Assignment

Designing Clocked Sequential Circuits

Summary


# State Reduction

- ▶ The reduction in the number of flip-flops in a sequential circuit is referred to as the **state-reduction** problem.
  - ▶ Reducing the number of states in a state table, while keeping the external input–output requirements unchanged.
- ▶ We illustrate the procedure with an example.



# State Reduction


- ▶ In our example, only the input–output sequences are important.
  - ▶ The internal states are used merely to provide the required sequences.
- ▶ There are an infinite number of input sequences that may be applied to the circuit.
  - ▶ Each results in a unique output sequence.
  - ▶ Example, consider the input sequence 01010110100 starting from state  $a$ .



# State Reduction



| State    | Input | Output |
|----------|-------|--------|
| <i>a</i> | 0     | 0      |
| <i>a</i> | 1     | 0      |
| <i>b</i> | 0     | 0      |
| <i>c</i> | 1     | 0      |
| <i>d</i> | 0     | 0      |
| <i>e</i> | 1     | 1      |
| <i>f</i> | 1     | 1      |
| <i>f</i> | 0     | 0      |
| <i>g</i> | 1     | 1      |
| <i>f</i> | 0     | 0      |
| <i>g</i> | 0     | 0      |





# State Reduction

- ▶ Let us assume that we have found a sequential circuit whose state diagram has fewer than seven states.
  - ▶ If identical input sequences are applied to the two circuits and identical outputs occur for all input sequences, then the two circuits are said to be equivalent.
  - ▶ One may be replaced by the other.
- ▶ The problem of state reduction is to find ways of reducing the number of states in a sequential circuit without altering the input–output relationships.



# State Reduction

- First, we need the state table:

| Present | Next    |         | Output  |         |
|---------|---------|---------|---------|---------|
|         | $x = 0$ | $x = 1$ | $x = 0$ | $x = 1$ |
| $a$     | $a$     | $b$     | 0       | 0       |
| $b$     | $c$     | $d$     | 0       | 0       |
| $c$     | $a$     | $d$     | 0       | 0       |
| $d$     | $e$     | $f$     | 0       | 1       |
| $e$     | $a$     | $f$     | 0       | 1       |
| $f$     | $g$     | $f$     | 0       | 1       |
| $g$     | $a$     | $f$     | 0       | 1       |



## State Reduction

- ▶ Two states are said to be **equivalent** if, for each member of the set of inputs, they give exactly the same output and send the circuit either to the same state or to an equivalent state.
  - ▶ States  $g$  and  $e$  are equivalent, and one of these states can be removed.

| Present | Next    |         | Output  |         |
|---------|---------|---------|---------|---------|
|         | $x = 0$ | $x = 1$ | $x = 0$ | $x = 1$ |
| $a$     | $a$     | $b$     | 0       | 0       |
| $b$     | $c$     | $d$     | 0       | 0       |
| $c$     | $a$     | $d$     | 0       | 0       |
| $d$     | $e$     | $f$     | 0       | 1       |
| $e$     | $a$     | $f$     | 0       | 1       |
| $f$     | $g$     | $f$     | 0       | 1       |
| $g$     | $a$     | $f$     | 0       | 1       |



# State Reduction

- Now states  $f$  and  $d$  are equivalent, and state  $f$  can be removed and replaced by  $d$ .


| Present | Next           |         | Output  |         |
|---------|----------------|---------|---------|---------|
|         | $x = 0$        | $x = 1$ | $x = 0$ | $x = 1$ |
| $a$     | $a$            | $b$     | 0       | 0       |
| $b$     | $c$            | $d$     | 0       | 0       |
| $c$     | $a$            | $d$     | 0       | 0       |
| $d$     | $e$            | $f$     | 0       | 1       |
| $e$     | $a$            | $f$     | 0       | 1       |
| $f$     | $e$ (was $g$ ) | $f$     | 0       | 1       |



- Finally we have

| Present | Next    |         | Output  |         |
|---------|---------|---------|---------|---------|
|         | $x = 0$ | $x = 1$ | $x = 0$ | $x = 1$ |
| $a$     | $a$     | $b$     | 0       | 0       |
| $b$     | $c$     | $d$     | 0       | 0       |
| $c$     | $a$     | $d$     | 0       | 0       |
| $d$     | $e$     | $d$     | 0       | 1       |
| $e$     | $a$     | $d$     | 0       | 1       |

- The sequential circuit of this example was reduced from seven to five states.



# Outline



Analysis of Clocked Sequential Circuit

Finite State Machine

State Reduction

**State Assignment**

Designing Clocked Sequential Circuits

Summary



## State Assignment

- ▶ In order to design a sequential circuit with physical components, it is necessary to assign unique coded binary values to the states.
- ▶ For a circuit with  $m$  states, the codes must contain  $n$  bits, where  $2^n \geq m$ .
  - ▶ Before the state reduction, we must assign binary values to seven states; the remaining state is unused.
  - ▶ If the state table after reduction is used, only five states need binary assignment, and we are left with three unused states.
  - ▶ Unused states are treated as don't-care conditions during the design.
- ▶ Since don't-care conditions usually help in obtaining a simpler circuit, it is more likely but not certain that the circuit with five states will require fewer combinational gates than the one with seven states.



# State Assignment

| State    | Binary | Gray Code | One-Hot |
|----------|--------|-----------|---------|
| <i>a</i> | 000    | 000       | 00001   |
| <i>b</i> | 001    | 001       | 00010   |
| <i>c</i> | 010    | 011       | 00100   |
| <i>d</i> | 011    | 010       | 01000   |
| <i>e</i> | 100    | 110       | 10000   |

- **One-hot encoding** usually leads to simpler decoding logic for the next state and output.



# Outline of This Lecture

Analysis of Clocked Sequential Circuit

Finite State Machine

Designing Clocked Sequential Circuits

Design Procedure

Excitation Table

Summary

# Outline



Analysis of Clocked Sequential Circuit

Finite State Machine

Designing Clocked Sequential Circuits

**Design Procedure**

Excitation Table

Summary



# Design Procedure

- ▶ The design of a clocked sequential circuit starts from a set of specifications.
    - ▶ Different from combinational circuits, a sequential circuit requires a state table.
  - ▶ It consists of choosing the flip-flops and combinational gates.
    - ▶ Number of flip-flops determined from the number of states.
    - ▶ Combinational circuits derived from state table.
  - ▶ Procedure for designing synchronous sequential circuits:
    1. From the word description and specifications of the desired operation, derive a state diagram for the circuit.
    2. Reduce the number of states if necessary.
    3. Assign binary values to the states.
    4. Obtain the binary-coded state table.
    5. Choose the type of flip-flops to be used.
    6. Derive the simplified flip-flop input equations and output equations.
    7. Draw the logic diagram.
- Let's learn with an example.




- ▶ Step 1: From the word description and specifications of the desired operation, derive a state diagram for the circuit.
- ▶ The first step is a critical part of the process, because succeeding steps depend on it.
  - ▶ We will give one simple example to demonstrate how a state diagram is obtained from a word specification.





## Design Procedure


- ▶ Suppose we wish to design a circuit that detects a sequence of three or more consecutive 1's in a string of bits coming through an input line.
- ▶ Starting with state  $S_0$ , the reset state.
  - ▶ If the input is 0, the circuit stays in  $S_0$ .
  - ▶ If the input is 1, it goes to state  $S_1$  to indicate that a 1 was detected.
- ▶ Starting with state  $S_1$ , if the next input is 1, the change is to state  $S_2$  to indicate the arrival of two consecutive 1's, but if the input is 0, the state goes back to  $S_0$ .
- ▶ The third consecutive 1 (thus already at state  $S_2$ ) sends the circuit to state  $S_3$ . If more 1's are detected, the circuit stays in  $S_3$ . Any 0 input sends the circuit back to  $S_0$ .



# Design Procedure

- Once the state diagram has been derived, the rest of the design follows a straightforward synthesis procedure.

| Present  |          | Input    | Next     |          | Output   |
|----------|----------|----------|----------|----------|----------|
| <i>A</i> | <i>B</i> | <i>x</i> | <i>A</i> | <i>B</i> | <i>y</i> |
| 0        | 0        | 0        | 0        | 0        | 0        |
| 0        | 0        | 1        | 0        | 1        | 0        |
| 0        | 1        | 0        | 0        | 0        | 0        |
| 0        | 1        | 1        | 1        | 0        | 0        |
| 1        | 0        | 0        | 0        | 0        | 0        |
| 1        | 0        | 1        | 1        | 1        | 0        |
| 1        | 1        | 0        | 0        | 0        | 1        |
| 1        | 1        | 1        | 1        | 1        | 1        |





## Design Procedure

- Once the state diagram has been derived, the rest of the design follows a straightforward synthesis procedure.

| Present |   | Input | Next |   | Output |
|---------|---|-------|------|---|--------|
| A       | B | x     | A    | B | y      |
| 0       | 0 | 0     | 0    | 0 | 0      |
| 0       | 0 | 1     | 0    | 1 | 0      |
| 0       | 1 | 0     | 0    | 0 | 0      |
| 0       | 1 | 1     | 1    | 0 | 0      |
| 1       | 0 | 0     | 0    | 0 | 0      |
| 1       | 0 | 1     | 1    | 1 | 0      |
| 1       | 1 | 0     | 0    | 0 | 1      |
| 1       | 1 | 1     | 1    | 1 | 1      |

- We use D flip-flop.
- The flip-flop input equations can be obtained:

$$A(t+1) = D_A(A, B, x) \\ = \sum(3, 5, 7),$$

$$B(t+1) = D_B(A, B, x) \\ = \sum(1, 5, 7),$$


$$y(A, B, x) = \sum(6, 7).$$

# Design Procedure



- The equations are simplified by means of K-map:

$$\begin{aligned}D_A &= Ax + Bx, \\D_B &= Ax + B'x, \\y &= AB.\end{aligned}$$





# Design Procedure

- ▶ The design of a clocked sequential circuit starts from a set of specifications.
  - ▶ Different from combinational circuits, a sequential circuit requires a state table.
- ▶ It consists of choosing the flip-flops and combinational gates.
  - ▶ Number of flip-flops determined from the number of states.
  - ▶ Combinational circuits derived from state table.
- ▶ The procedure for designing synchronous sequential circuits can be summarized by a list of recommended steps:
  1. From the word description and specifications of the desired operation, derive a state diagram for the circuit.
  2. Reduce the number of states if necessary.
  3. Assign binary values to the states.
  4. Obtain the binary-coded state table.
  5. Choose the type of flip-flops to be used.
  6. Derive the simplified flip-flop input equations and output equations.
  7. Draw the logic diagram.

# Outline



Analysis of Clocked Sequential Circuit

Finite State Machine

Designing Clocked Sequential Circuits

Design Procedure

Excitation Table

Summary



## Excitation Tables

- ▶ The design of a sequential circuit with flip-flops other than the D type is complicated by the fact that the input equations for the circuit must be derived indirectly from the state table.
  - ▶ When D-type flip-flops are employed, the input equations are obtained directly from the next state.
  - ▶ This is not the case for the JK and T types of flip-flops.
- ▶ In order to determine the input equations for these flip-flops, it is necessary to derive a functional relationship between the state table and the input equations.
- ▶ During the design process, we usually know the transition from the present state to the next state and wish to find the flip-flop input conditions that will cause the required transition.
- ▶ For this reason, we need a table that lists the required inputs for a given change of state: **excitation table** (激励表).



# Excitation Tables

► JK flip-flop:

| $Q(t)$ | $Q(t=1)$ | $J$ | $K$ |
|--------|----------|-----|-----|
| 0      | 0        | 0   | X   |
| 0      | 1        | 1   | X   |
| 1      | 0        | X   | 1   |
| 1      | 1        | X   | 0   |

► T flip-flop:

| $Q(t)$ | $Q(t=1)$ | $T$ |
|--------|----------|-----|
| 0      | 0        | 0   |
| 0      | 1        | 1   |
| 1      | 0        | 1   |
| 1      | 1        | 0   |





## Synthesis using JK Flip-flops

- ▶ The manual synthesis procedure for sequential circuits with JK flip-flops is the same as with D flip-flops.
  - ▶ Except that the input equations must be evaluated from the present state to the next-state transition derived from the excitation table.

| Present |   | Input | Next |   | Flip-flop Inputs |                |                |                |
|---------|---|-------|------|---|------------------|----------------|----------------|----------------|
| A       | B | x     | A    | B | J <sub>A</sub>   | K <sub>A</sub> | J <sub>B</sub> | K <sub>B</sub> |
| 0       | 0 | 0     | 0    | 0 | 0                | X              | 0              | X              |
| 0       | 0 | 1     | 0    | 1 | 0                | X              | 1              | X              |
| 0       | 1 | 0     | 1    | 0 | 1                | X              | X              | 1              |
| 0       | 1 | 1     | 0    | 1 | 0                | X              | X              | 0              |
| 1       | 0 | 0     | 1    | 0 | X                | 0              | 0              | X              |
| 1       | 0 | 1     | 1    | 1 | X                | 0              | 1              | X              |
| 1       | 1 | 0     | 1    | 1 | X                | 0              | X              | 0              |
| 1       | 1 | 1     | 0    | 0 | X                | 1              | X              | 1              |



# Synthesis using JK Flip-flops

| $A \backslash Bx$ | 00 | 01 | 11 | 10 |
|-------------------|----|----|----|----|
| 0                 |    |    |    | 1  |
| 1                 | X  | X  | X  | X  |

| $A \backslash Bx$ | 00 | 01 | 11 | 10 |
|-------------------|----|----|----|----|
| 0                 | X  | X  | X  | X  |
| 1                 |    |    | 1  |    |

| $A \backslash Bx$ | 00 | 01 | 11 | 10 |
|-------------------|----|----|----|----|
| 0                 |    | 1  | X  | X  |
| 1                 |    | 1  | X  | X  |

| $A \backslash Bx$ | 00 | 01 | 11 | 10 |
|-------------------|----|----|----|----|
| 0                 | X  | X  |    | 1  |
| 1                 |    | X  | 1  | X  |


# Synthesis using JK flip-flops

$$J_A = Bx',$$

$$J_B = x,$$


$$K_A = Bx,$$

$$K_B = (A \oplus x)'.$$



## Synthesis using T Flip-flops

- ▶ The procedure for synthesising circuits using T flip-flops will be demonstrated by designing a binary counter.
- ▶ An  $n$ -bit binary counter consists of  $n$  flip-flops that can count in binary from 0 to  $2^n - 1$ .





## Synthesis using T flip-flops

| Present |       |       | Next  |       |       | Flip-flop Inputs |          |          |
|---------|-------|-------|-------|-------|-------|------------------|----------|----------|
| $A_2$   | $A_1$ | $A_0$ | $A_2$ | $A_1$ | $A_0$ | $T_{A2}$         | $T_{A1}$ | $T_{A0}$ |
| 0       | 0     | 0     | 0     | 0     | 1     | 0                | 0        | 1        |
| 0       | 0     | 1     | 0     | 1     | 0     | 0                | 1        | 1        |
| 0       | 1     | 0     | 0     | 1     | 1     | 0                | 0        | 1        |
| 0       | 1     | 1     | 1     | 0     | 0     | 1                | 1        | 1        |
| 1       | 0     | 0     | 1     | 0     | 1     | 0                | 0        | 1        |
| 1       | 0     | 1     | 1     | 1     | 0     | 0                | 1        | 1        |
| 1       | 1     | 0     | 1     | 1     | 1     | 0                | 0        | 1        |
| 1       | 1     | 1     | 0     | 0     | 0     | 1                | 1        | 1        |



# Synthesis using T Flip-flops

| A \ Bx | 00 | 01 | 11 | 10 |
|--------|----|----|----|----|
| 0      |    |    | 1  |    |
| 1      |    |    | 1  |    |

| A \ Bx | 00 | 01 | 11 | 10 |
|--------|----|----|----|----|
| 0      |    | 1  | 1  |    |
| 1      |    | 1  | 1  |    |

| A \ Bx | 00 | 01 | 11 | 10 |
|--------|----|----|----|----|
| 0      | 1  | 1  | 1  | 1  |
| 1      | 1  | 1  | 1  | 1  |

$$T_{A2} = A_1 A_0,$$

$$T_{A1} = A_0,$$

$$T_{A0} = 1.$$



# Outline of This Lecture

Analysis of Clocked Sequential Circuit

Finite State Machine

Designing Clocked Sequential Circuits

Summary



- ▶ Finite State Machine.
- ▶ Analysis and design of clocked sequential circuits: Recommended steps.
- ▶ Ways to describe a sequential circuit:
  - ▶ Function table, state table, state diagram, next state equation, logic diagram, excitation table, K-map.





## Essential Reading

- ▶ Essential reading for this lecture: pages 190-236 of the textbook.
- ▶ Essential reading for next lecture: pages 255-283 of the textbook.

[1] M. M. Mano and M. Ciletti, *Digital design: with an introduction to the Verilog HDL*.  
Pearson, 2013