

EEE 591

LAB #04

1. Full adder schematic and sizing
 - a. Explain the sizing criteria used

Length is chosen as 30nm.


Width of NMOS = 420nm. ($W_n = 420\text{nm}$).

Width of PMOS (w_p) = 644nm.

Raising Time and Falling Time is equal. Chosen w_p such as $T_r = T_f$.

$L = 30\text{nm}$;


For Unit Inverter: $W_n = 420\text{nm}$ & $W_p = 644\text{nm}$.



Name :- SHERIN SEBASTIAN

ASUID:-1222858338

FULL BIT ADDER: TRANSISTOR SIZING



signingP_{DN}

$$R_{PDN} = R_{Ninv}$$

$$\frac{2}{\mu_N W_N} = \frac{1}{\mu_N W_{Ninv}}$$

$$\frac{2}{W_N} = \frac{1}{W_{Ninv}}$$

$$W_N = 2 W_{Ninv}$$

$$= 2(420 \text{ nm})$$

$$W_N = 840 \text{ nm}$$

P_{DN}

$$R_{PDN} = R_{Ninv}$$

$$3R_N = R_{Ninv}$$

$$\frac{3}{W_N} = \frac{1}{W_{Ninv}}$$

$$W_N = 3 W_{Ninv}$$

$$= 3(420 \text{ nm})$$

$$W_N = 1.26 \mu\text{m}$$

P_{UN}

$$R_{PUN} = R_{Pinv}$$

$$2R_P = R_{Pinv}$$

$$\frac{2}{\mu_P W_P} = \frac{1}{\mu_P W_{Pinv}}$$

$$\frac{2}{W_P} = \frac{1}{W_{Pinv}}$$

$$W_P = 2 W_{Pinv}$$

$$= 2(644 \text{ nm})$$

$$W_P = 1.288 \mu\text{m}$$

P_{UN}

$$R_{PUN} = R_{Pinv}$$

$$\frac{3}{W_P} = \frac{1}{W_{Pinv}}$$

$$W_P = 3 W_{Pinv}$$

$$= 3(6.44 \text{ nm})$$



$$W_P = 1.932 \mu\text{m}$$

Name :- SHERIN SEBASTIAN


ASUID:-1222858338

b. Provide the sizes (W/L) of all your transistors

1) INVERTER




2) ONE BIT ADDER




Name :- SHERIN SEBASTIAN

ASUID:-1222858338



c. Provide the schematic of your 4-bit design

MIRROR CIRCUIT ADDER



d. Provide any scaling you choose to do for the 4-bit design and justification for the choice


There is no scaling used. Every calculation of width and length depends on the one bit adder for 4 the bit adder.

2. Simulation results

Name :- SHERIN SEBASTIAN

ASUID:-1222858338

a. Include the worst case delay plots



50% transition time from simulation transient graph.

1. Sum(S3) with respect to A0	50ps
2. Carry Out (Co3) with respect to A0	106ps
3. Carry Out (Co3) with respect to Carry Out (Ci0)	106ps

b. Include the power consumption analysis results




Power = 67.718uW

3. Include confirmation of
 - a. Layout & DRC Pass


Name :- SHERIN SEBASTIAN

ASUID:-1222858338


LAYOUT OF 1-BIT ADDER



LAYOUT OF 4 BIT ADDER




DRC




b. Layout & LVS Pass LVS

Name :- SHERIN SEBASTIAN

ASUID:-1222858338



4. Report the total area of your layout



Width = 20.754um

Height = 1.62um

Area = Width*Height = 20.754um * 1.62um = 33.6214 um²

Area = 33.6214 um²

5. Report your overall score as outlined in the lab document

Score=(400ps/delay)+(100uW/power)+(150um²/area)

Delay = 50ps

Power = 66.718uW

Area = 33.6214 um²

Score= 8 + 1.49 + 4.4614

Score = 13.9514

Name :- SHERIN SEBASTIAN

ASUID:-1222858338