12 129 marius	1/8/23 Page No.
[2]	Logic Gate and Logic Fototia
	Familys.
•	Logic Gate: It is an electronic circuit having one or more than I input and only one
	output.
-	The relationship between input and output is based on ceirtain logic
	Truth table: It is the table used to under- stand the operation of logic gate. Truth table consist of all posible combina- tion of inputs and corresponding steps of output of logic gate
	boolean Expression: The relation between input and output of gate can be expressed mathematically by using bollean Expression
	Types of logic Gale: (classification)
-	Logic gale are classified into three
	Albasic Gale
	i] NOT Gate
	ii] OR gate
	ation and a second seco
	Bluniversal Gate
	i] NOR Gate
	ii] NAND cate
	c] special purpose Gale.
	iJEX-OR gate
	ii] Ex. NOR gale(Ex: Explosive)
-	

a] i] NOT gate or (Inverter):


A Symbol Y= A

· Truth table.

Input	Lugtua	0=1
A	Y=Ā	7 = 0
0	13 10 1000	
A language	0	ant la r

2/8/23


2] AND gote




2-input AND. Gate 3-input AND-Gate
5+mbol 5+mbol

Truth table Truth table.

	1			1				the state of the s	
	in	pu-l	bugfuo	Input		output			
	A	B	4=AXB		A	B	C	Y=AXBXC	
	0	0	0		0	0	0	0	
	0)	0		0	0	1000	0	
4	1	0	0		0	1	0	0	
	1	1	1		0	\	1	0	
			and the state of		1	0	0	0	
					1	0	1	0	
					1	1	0	0	
1			TEN 0.714	3	1	1	1	1	





AUT	1		1
B-)	-	1)
777		4= F	1+12

AT		7
30	1-0	
0		

	-	Truth	table			Tr	uth 1	able	
			output					output	
	A	B	1= A+B		A	B	C	7: A+B+C	
	0	0	0	A	0	0	0	0	
	0	1	1		0	ò	1	61 6	
	1	Ö	1		0	1	0	1	
	1	i	1		0	0	0	i	
				7		0	1	1	
						1	0	1	
		-	Lolled			1.			

B] NOR gale

2. inpul NOR gate

A -	1	_				-
Be)0	7:	At	13	+0
0	_	/	-		,0	-

	1 1				_		
			2112111	-	npi	ti	output
	TOP		output Y=A+B	5	2	-	1=A+B+C
	A	·B	4: H+B		10		
21	0	.0		0	0	0	
	0	-1	0	0	0	1	0
	1	0	0	0	i	0	0
		1	0		0	O	0
-					0		0
					1.	0	0
					1.	1	0

Page N	0.	
Data		
	- 1	- 4

2] NAND gote: -

A	
BOTEAB	B > 0
2 input gate	T: A.R.C
empar gate	3-input gate

		TI	-	Asserted				T		
	input			tuatro		inn			tput	T
	A	B	4:	A.B	A	13	C		A.B.C	
	0	0	0	1	0	0	0	0	outous	
	0	1	0	1	0	0		0	1	
-	1	0	0		0	1	0	0	1	
		1	- 1	0	0	0	0	0 0	1	
					1	0	1	0	1	
1					1	1	0	0	1	
1							1	1	0	

c] i] Ex-OR gale (x-OR)

		Y=A DB	c			Y: A B B B C
-		= A.B + A.B	- A	. B. C	+A.C.	3.C + A.B.C
	2 input x-	OR gate	3	sing	x tuc	orgale.
-	TT	300	10			T
	input	Lugtua		inpu	L	output.
	AB	7=ABB	A	C		7: ABBBC
-	0 0	0	0	0	0	0
-	0 1	Pin I	0	0		1
+	1 0	1	0	1	0	
1	1	0	0			0
			1	0	0	1
1			1	0	1	0
			1	1	0	B

Page No.

1:1	F \	0
111	Ex-NORgale	(X-NOR)
		(1101-1

THE ABB CONTRABBEC

= ABZ + ABZ + ABC + ABC

T	T						TT	
Input		budtao			in	tuc	5.3	output
A	B		4- ABB	A		1		1 = ABBBC
0	0	0	1	0	0	0	0	1
0	1	1	0	0	0	1	1	0
1	0	1	0	0		0	1	0
1	111	0	(0	Ó	1	00	i
	St. B	J. Holes		ı	0	O	j	0
			-61	1	a	®	0	1
				1	ı	0	0	1
				1	1	1	1	0

boolean laws:

×

I Commutative law 5] OR-Law

A.B = B.A A+0 = A

A+B= B+A A+1=1

2] Associated law A+A=A

(A.B).C: A.(B.C) A+A=1

CA+B)+C=A+(B+C) G] Inversion law

Distributive law . A = A

A(B+C) = AB + AC B = B

4] AND K LOW ex: 0=1=0


FIND M LOW

A XO = G

HXI = A

AXA = A

AXA:0



* De-Morgan's Theorem:

Theorem . T: complement of theorem is equal to addition of complement

Н						T.H. 2	K. 4.5	
	A	B	Ā	B	AB	A.B	A+B	
	0	0	1	1	0	1	1	
	0	1	1	0	0	1	ţ.	
1	1	0	0	1	0	· ·	1	
	1	1	0	0	1	0	8	
							7	

. A.B : A+B

Theorem - I : complement of sum is equal to product of complement

A+B = AxB

	A	B	Ā	B	AHS	A+B	AXB	15
	0	0	410	1	0	100	1	
1	0	I do d	1	.0	1	.0	0	
-	1	0	0	1	1	0	0	(8)
	\	1	0	0	1 1	0	0	

* Principle of Duality: it's states that in two value boolean Algebra the Dual of an algebric expression can be obtain by interchanging or OR and AND operator and by replasing 1 by 0 and 0-byt

Page	No.			
		-	-	
Date			1	

According to principle of duality the Followin ng conversion are posible in given boolean expression.

1) change each BKDoperation to OR operation 2) change each OR operation to AND operation 3] complement any I are appear in the expression.

- duality theorem is useful in creating new expression From Given boolean Expression

1) A+A.B=A

-> L.H.S A+A.B

A(1+B)

: A*1 .. & 1+B=1

: R.H.S

2] (A+B)(A+C) = A+BC

-) (HS: (A+B) (A+c)

: A.A+A.C+B.A+B.C5

= A+A-C+BAGTBC {A-A=A

= A + AB +BC - & A +AC=A

= A +BC {A+AB=A

= R.H.S

3] A+AB = A+B

LHS = A + AB

FAXITAB

= A(1+B) + AB { 1+B=1


= A + AB + AB

= A +BCA+A)

= A + B C1) - - & AT+A=1

= A + B

= R.H.S



* Universal gale:-NAND gale and NOR gale

are called universal gale because it is

posible to implement any boolean expression

by using only NAND gale and only NOR

gale hence user can build any combination

circuit by using only NAND gale or only

NOR gale hence it is not necessary or

user to make stop of other gales than


NAND gale or NOR gale

NAND gate as universal gate:

$$\begin{array}{c}
A & \longrightarrow \\
B & \longrightarrow \\
A & \longrightarrow$$


2] AND gate using NAND gate


3) OR gale using NAND gale




BY D'Morgon's theorem


A+B











Page	No.		
Date			

















* 1) fan out: It is define as the tho of

* Noise Margin: It is the ability of logic

output voltage limit.

is called noise margin


or input of same Ic family that get can

drive without falling outside the specified

circuit to tolerate noise without causing

and it any changes in output. amidi

. The quantitive measure and noise margin



- * propagation deley (speed of operation)

 It is define as time delay between

 instant of application of input plus


 and instant of ocurance/production of

 output plus
- * power dissipition: due to applied voltage and current Flowing through logic IC some power will be disipeated in the from of heat this power is in m/W Hence care should taken to reduced power disipation taking place in IC to protect IC.
- * Figure of merit: It is the product of propogation delay and power dissipation is called Figure of merit.

 Figure of merit: propogation x power delay dissipation.

Difference between TTL and cmos logic

	Parameter	Timil son	lor chos
ij	Basic gale	MAND	MORINAND
2]	prapagation	io nanola Inla	TO his in ein or
prile	delay	seion sing	
3]	Fan out was	chargeon c	in Soban
4]	Power dissipa-	10mld	MA OAMIWA
	tionpergate	alpipia 3810	
5)	Speed power product (Figure of merit)	(biko 1ale) 100 b1	0.7 07



	Page No. Date
123	realize the following expression asing only
	NADID gate,
	OR AND NOT
137	compare TIL and cmos logic Family on
	the basis of following point
- 60	basic gale, pd. Fan out, powerd.
	Noise imunity, and speed power procket
5-19]	4) DiFine Fan in and Fan out of a gate
	15) Draw logical symbol andx-or andx-Non
	gale
16	Simplify the Following and reculize it.
_	Y= A+ ABC +ABC +ABC +AB
17	Explain the following characteristic
	with respect
aluqu	1) Noise margin, 2) Pd 3) sof operation
. 7	4) Figure of merit.
	state and Prove D. Morgan's theorem
19)	Design basic bajic gate using NAND
6	and NOR gale.
-18) 00:	10 110 0 011 0 0 01
10	Draw the Symbol of AND gate and
7.5	Or gale
21)	Draw the symbole truth table and
Lam	logic expression of any one universal
DINI)	logic gate write reason why it is called
227	compaire III and compaigne for it
143	compare TTL and cmos logic family's on the basis of
	Pd, powerd, Fanout, and basic gale
7 27	realize the hasis lance dala him
727	realize the hasic logic date by using Norgate only.
22.)	State and prove D. Morgan's theorem.
210	Singer and provide a single and

