NAME: Shibnath Das


REG. NO.: 22PIMT03

COURSE: ICT

DESIGN A SINGLE PORT AND DUAL PORT RAM

OBJECTIVE: Our aim is to design a Single Port RAM using Behavioural Modelling in Xilinx Vivado using Verilog code.

BLOCK DIAGRAM:




CODE SNIPPET:

```
1
         timescale lns / lps
 2
 3 🖯
         module ram_singe_port(data,clk, addr, wr, q);
 4
         input [7:0] data;
         input [5:0] addr;
         input wr,clk ;
         output reg [7:0] q;
         reg [7:0]ram[63:0];
 8
 9 🖯 🔘 always @ (posedge clk)
10 🗘
         begin
11 🖯 🔘
         if (wr)
12
    oram[addr] <= data;</pre>
13
         else
14 ∩ (q <= ram[addr];
15 🖒
         end
16
17
18 🖨
         endmodule
```


TESTBENCH:

```
ram_singe_port.v × tb_ram_single_port.v × Untitled 4 ×
C:/Users/HP/Desktop/souvik_lab_report/Vivado/ram_shib/ram_shib.srcs/sim_1/new/tb_ram_single_port.v
Q | 🛗 | ♠ | → | ¾ | 🛅 | 🛅 | 🗙 | // | 🖩 | ♀ |
 4
     O reg clk=0, wr=0;
 5
     O reg [7:0]data=8'b000000000;
 6
     O reg [5:0]addr=6'b0000000;
 7
 8
         wire [7:0]q;
         ram_singe_port DUT (.data(data),.clk(clk), .addr(addr), .wr(wr), .q(q) );
 9
10
     O always #5 clk=~clk;
11
12
13 🖨
         initial begin
14
15
     O #10; data= 8'b000000000; addr=6'b0000000; wr=1;
     0 #10; addr=6'b000000; wr=0;
16
     O #10; data= 8'b00000010; addr=6'b000010; wr=1;
17
18
     #10; addr=6'b000010; wr=0;
     #10; data= 8'b00000100; addr=6'b000100; wr=1;
19
     O #10; addr=6'b000100; wr=0;
20
     #10; data= 8'b00000110; addr=6'b0000110; wr=1;
21
     #10; addr=6'b000110; wr=0;
22
     →#10; $stop;
23
24
25
26 🖨
         end
27
28 🖨
         endmodule
```


SCHEMATIC GENERATED:




TIMING DIAGRAM:



<u>SYNTHESIS</u>: Running Synthesis for our design and inspecting the utilization reports, we get:






<u>CONCLUSION:</u> Single Port RAM of (64X8) memory size has been designed and simulated behaviourally using Xilinx Vivado and Utilization Reports and stats post synthesis were observed.

DESIGN A DUAL PORT RAM

OBJECTIVE: Our aim is to design a (16X8) Dual Port RAM using Behavioural Modelling in Xilinx Vivado using the Verilog code.

BLOCK DIAGRAM:




CODE:

```
`timescale lns / lps
    module dpraml6to8(clk,ctrl_a,ctrl_b,addr_a,addr_b,data_a,data_b,q_a,q_b);
       input clk, ctrl_a,ctrl_b;
        input [3:0] addr_a, addr_b;
        input [7:0] data_a,data_b;
        output reg [7:0] q a, q b;
      reg [7:0]ram[15:0];
0
       always @(posedge clk)
       begin
0
       if(ctrl a)
       ram[addr_a]<=data_a;
0
       q_a<=ram[addr_a];
       end
0
       always @(posedge clk)
        begin
        if(ctrl_b)
        ram[addr_b]<=data_b;
0
        q b<=ram[addr_b];
        end
    endmodule
```


TESTBENCH:

```
timescale lns / lps
module tb dpram16to8();
reg clk =1,ctrl_a = 1,ctrl_b = 1;
reg [7:0] data_a = 8'b000000000, data_b = 8'b000000001;
reg [3:0] addr a = 4'b0000, addr b = 4'b0001;
wire [7:0] q a,q b;
dpraml6to8 uut(.clk(clk),.ctrl_a(ctrl_a),.ctrl_b(ctrl_b),.addr_a(addr_a),.addr_b(addr_b),.data_a(data_a),.data_b(data_b),.q_a(q_a),.q_b(q_b));
always #5 clk =~clk;
initial begin
#10; data a=8'd1;data b = 8'd2;addr a = 4'b0000;addr b = 4'b0001;ctrl a=1;ctrl b = 1;
#10; addr_a = 4'b0000; addr_b = 4'b0001; ctrl_a = 0; ctrl_b = 0;
#10; data a=8'd3;data b = 8'd4;addr a = 4'b0010;addr b = 4'b0011;ctrl a=1;ctrl b = 1;
#10; addr a = 4'b0010; addr b = 4'b0011; ctrl a = 0; ctrl b = 0;
#10; data a=8'd5;data b = 8'd6;addr a = 4'b0100;addr b = 4'b0101;ctrl a=1;ctrl b = 1;
#10; addr a = 4'b0100; addr b = 4'b0101; ctrl a = 0; ctrl b = 0;
#10; data a=8'd7;data b = 8'd8;addr a = 4'b0110;addr b = 4'b0111;ctrl a=1;ctrl b = 1;
#10; addr_a = 4'b0110; addr_b = 4'b0111; ctrl_a = 0; ctrl_b = 0;
#10; data a=8'd9;data b = 8'd10;addr a = 4'b1000;addr b = 4'b1001;ctrl a=1;ctrl b = 1;
#10; addr_a = 4'bl000; addr_b = 4'bl001; ctrl_a = 0; ctrl_b = 0;
#10; data a=8'dl1;data b = 8'dl2;addr a = 4'bl010;addr b = 4'bl011;ctrl a=1;ctrl b = 1;
#10; addr_a = 4'b1010; addr_b = 4'b1011; ctrl_a = 0; ctrl_b = 0;
#10; data a=8'd13;data b = 8'd14;addr a = 4'b1100;addr b = 4'b1101;ctrl a=1;ctrl b = 1;
#10; addr_a = 4'bl100; addr_b = 4'bl101; ctrl_a = 0; ctrl_b = 0;
#10; $stop;
end
endmodule
```


SCHEMATIC GENERATED:



TIMING DIAGRAM:




SYNTHESIS:



| Utilization | Post-Synthesis Post-Implementation | | |
|-------------|--------------------------------------|-----------|---------------|
| | | | Graph Table |
| Resource | Estimation | Available | Utilization % |
| BRAM | 0.50 | 140 | 0.36 |
| IO | 43 | 200 | 21.50 |
| BUFG | 1 | 32 | 3.13 |
| | | | |

Also, we observe that the Synthesized Design Schematic varies from our RTL Analysis Elaborated Design Schematic



<u>CONCLUSION</u>: Dual Port RAM of (16X8) memory size has been designed and simulated behaviourally using Xilinx Vivado and Utilization Reports and stats post synthesis were observed.