

## Chapter 5

Overview	<ul style="list-style-type: none"><li>• We wish to create the illusion of a large memory that we can access as fast as a very small memory</li><li>• The principle of locality states that programs access a relatively small portion of their address space at any instant of time:<ul style="list-style-type: none"><li>• Temporal locality:<ul style="list-style-type: none"><li>• If a data location is referenced then it will tend to be referenced again soon.</li></ul></li><li>• Spatial locality:<ul style="list-style-type: none"><li>• If a data location is referenced, data locations with nearby addresses will tend to be referenced soon</li></ul></li></ul></li><li>• We take advantage of locality by implementing a memory hierarchy:<ul style="list-style-type: none"><li>• A structure that uses multiple levels of memories; as the distance from the processor increases, the size of the memories and the access time both increase</li></ul></li></ul>
Temporal/Spatial Locality	
Memory technologies	<ul style="list-style-type: none"><li>• Memory technologies:<ul style="list-style-type: none"><li>• Cache: SRAM; 0.5 - 2.5 ns access time</li><li>• Main memory: DRAM; 50 - 70 ns access time</li><li>• Lowest level: Magnetic Disk; 5,000,000 - 20,000,000 ns</li></ul></li><li>• Goal is to present the user with as much memory as is available in the cheapest technology while providing access the speed offered by the fastest memory</li></ul>
Memory Hierarchies	<ul style="list-style-type: none"><li>• The data residing in a higher level of the memory hierarchy is a subset of any level further down</li><li>• The minimum unit of information that can be either present or not present in a cache is a <b>block</b> or <b>line</b></li><li>• If the data requested by the processor appears in some block in the upper level (cache), this is called a "hit"</li><li>• The <b>hit rate</b> is the fraction of memory accesses found in the proper level<ul style="list-style-type: none"><li>• The <b>miss rate</b> (1 - hit rate) is the fraction of memory accesses not found in the upper level</li></ul></li><li>• <b>Hit time</b>: The time required to access a level of the memory hierarchy, including the time needed to determine where the access is a hit or a miss<ul style="list-style-type: none"><li>• <b>Miss penalty</b>: The time required to fetch a block into a level of the memory hierarchy from a lower level, including the time to access the block, transmit it from one level to the other, insert it in the level that experienced in the miss, and then pass the block to the requester</li></ul></li></ul>
Caches	<ul style="list-style-type: none"><li>• Cache is the level of the memory hierarchy between the processor and main memory</li><li>• A direct mapped cache is a cache structure in which each memory location is mapped to exactly one location in the cache</li><li>• The mapping to find a block in the cache is given by:<ul style="list-style-type: none"><li>• (Block Address) modulo (Number of blocks in the cache)</li></ul></li></ul>

There are three sorts of cache misses; compulsory, capacity, and conflict/collision

- Compulsory misses are caused by the first access to a block that has never been in the cache (cold-start)
- Capacity misses are caused when the cache cannot contain all the blocks needed during the execution of a program
- Conflict misses are caused by set-associative or direct-mapped caches when multiple blocks compete for the same set.

## Chapter 5

	<ul style="list-style-type: none"><li>• Each cache location can contain the contents of a number of different memory locations<ul style="list-style-type: none"><li>• Use tags to identify whether a word in the cache corresponds to the requested word<ul style="list-style-type: none"><li>• The tag is a field in a table used for a memory hierarchy that contains the address information required to identify whether the associated block in the hierarchy corresponds to a requested word<ul style="list-style-type: none"><li>• The tag needs only to contain the upper portion of the address, corresponding to the bits that are not used as an index/offset into the cache</li></ul></li></ul></li></ul></li><li>• We need a valid bit as well that indicates that the associated block in the hierarchy contains valid data<ul style="list-style-type: none"><li>• This is used for cases like when you initially start up the processor and the cache does not have valid information</li></ul></li></ul>
Field breakdown	<ul style="list-style-type: none"><li>• The index of a cache block, together with the tag contents of that block, uniquely specifies the block address of the data contained in the cache block</li><li>• If we have the following:<ul style="list-style-type: none"><li>• 32-bit byte addresses</li><li>• A direct mapped cache</li><li>• The cache size is <math>2^n</math> blocks so <math>n</math> bits are used for the index</li><li>• The block size is <math>2^m</math> words (<math>2^{m+2}</math> bytes), so <math>m</math> bits are used for the word within the block and two bits are used for the byte part of the address<ul style="list-style-type: none"><li>• The size of the tag field is: <math>32 - (n + m + 2)</math></li><li>• Total number of bits in a direct-mapped cache:<ul style="list-style-type: none"><li>• <math>2^n \times (\text{block size} + \text{tag size} + \text{valid field size})</math></li></ul></li></ul></li></ul></li><li>• The address of the block is given by:<ul style="list-style-type: none"><li>• (Byte Address) {floor} (Bytes Per Block)<ul style="list-style-type: none"><li>• This contains all addresses between <math>[(\text{Byte Address}) \{\text{floor}\} (\text{Bytes Per Block}) \times \text{Bytes per Block}]</math> and <math>[(\text{Byte Address}) \{\text{floor}\} (\text{Bytes Per Block}) \times \text{Bytes per Block} + (\text{Bytes per block} - 1)]</math></li></ul></li></ul></li></ul>
Optimizations	<ul style="list-style-type: none"><li>• Larger blocks exploits spatial locality to lower miss rates<ul style="list-style-type: none"><li>• The miss rate may go up eventually if the block size becomes a significant fraction of the cache size<ul style="list-style-type: none"><li>• The number of blocks that can be held in the cache will become small</li><li>• A block will be bumped out of the cache before many of its words are accessed</li></ul></li></ul></li><li>• The cost of a miss increases</li></ul>

Increasing associativity decreases conflict misses, and full-associativity eliminates it completely, but this may affect access time. Capacity misses can be easily reduced by enlarging the cache, but that may affect access time. Compulsory misses are generated by the first reference to a block so it can be reduced by increasing the block size. This will reduce the number of references required to touch each block of the program once, because the program will consist of fewer cache blocks. Increasing the block size too much can have a negative effect because of the increase in miss penalty.

## Chapter 5

	<ul style="list-style-type: none"><li>· The miss penalty is determined by the latency to the first word and the transfer time for the rest of the block<ul style="list-style-type: none"><li>· The bigger the block size, the greater the transfer time</li></ul></li><li>· One way to improve upon this is an early restart<ul style="list-style-type: none"><li>· Simply resume execution as soon as the requested word of the block is returned rather than wait for the entire block</li></ul></li></ul>
Cache Misses	<ul style="list-style-type: none"><li>· The control unit must detect a miss and process the miss by fetching the requested data from memory or lower-level cache<ul style="list-style-type: none"><li>· Cache miss handling is done in collaboration with the processor control unit and a separate controller that initiates the memory access and refills the cache</li></ul></li><li>· A miss the pipeline, essentially freezing the contents of the registers while we wait for memory</li><li>· In an instruction miss, we instruct main memory (lower level memory) to perform a read on PC - 4 (the PC is incremented in the first clock cycle of execution)</li><li>· We wait for the memory to complete its access</li><li>· We write the cache entry, putting the data from the memory into the data portion of the cache entry, and writing the upper bits of the address (from the ALU) into the tag field and turn the valid bit on</li><li>· We restart the instruction execution at the first step, which will refetch the instruction<ul style="list-style-type: none"><li>· We will then get a cache hit this time and proceed as normal</li></ul></li></ul>
Cache Writes	<ul style="list-style-type: none"><li>· In writes, say we wrote the data into only the data cache (without changing main memory)<ul style="list-style-type: none"><li>· The cache and memory are said to be inconsistent</li></ul></li><li>· The simplest way to keep the main memory and the cache consistent is by the <b>write-through</b> approach:<ul style="list-style-type: none"><li>· A scheme in which writes always update both the cache and the next lower level of the memory hierarchy, ensuring that data is always consistent between the two<ul style="list-style-type: none"><li>· Every write causes the data to be written to main memory, which leads to massive loss of time/performance</li></ul></li><li>· We could use a <b>write buffer</b>, which is a queue that holds data while the data is waiting to be written to memory<ul style="list-style-type: none"><li>· If the rate at which the memory can complete writes is less than the rate at which the processor generates them, or if the writes occur in bursts, there is nothing we can do to prevent stalls</li></ul></li></ul></li></ul>

	<ul style="list-style-type: none"> <li>• Another approach is the <b>write-back</b> approach: <ul style="list-style-type: none"> <li>• A scheme that handles writes by updating values only to the block in the cache, then writing the modified block to the lower level of the hierarchy when the block is replaced</li> </ul> </li> <li>• In a write-through cache, writes can always be done in one cycle <ul style="list-style-type: none"> <li>• We read the tag and write the data portion of the selected block <ul style="list-style-type: none"> <li>• If the tag matches the address of the block being written, the processor can continue normally, since the correct block has been updated</li> <li>• If the tag doesn't match, the processor generates a write miss to fetch the rest of the block corresponding to that address</li> </ul> </li> </ul> </li> <li>• In a write-back cache, writes take two cycles <ul style="list-style-type: none"> <li>• We cannot overwrite automatically like in a write-through because we don't have consistency with the lower levels in memory <ul style="list-style-type: none"> <li>• We would lose the data if the tags don't match up</li> </ul> </li> <li>• We need one cycle to determine if it's a hit followed by a cycle to actually perform the write</li> <li>• We could use a store buffer that effectively allows the write-back to only take one cycle by letting the buffer take care of the write on the next unused cache access cycle</li> </ul> </li> </ul>
Performance	<ul style="list-style-type: none"> <li>• CPU time can be divided into clock cycles that the CPU spends executing the program and the clock cycles that the CPU spends waiting for the memory system <ul style="list-style-type: none"> <li>• <math>\text{CPU time} = (\text{CPU execution clock cycles} + \text{Memory-stall clock cycles}) \times \text{Clock cycle time}</math> <ul style="list-style-type: none"> <li>• Assume that cost of cache accesses that are hits are part of normal CPU execution cycles</li> </ul> </li> </ul> </li> <li>• <math>\text{Memory-stall clock cycles} = \text{Read-stall cycles} + \text{Write-stall cycles}</math></li> <li>• Read-stall cycles: <ul style="list-style-type: none"> <li>• <math>(\text{Reads/Program}) \times \text{Read miss rate} \times \text{Read miss penalty}</math></li> </ul> </li> <li>• Write-stall cycles <ul style="list-style-type: none"> <li>• <math>[(\text{Writes/Program}) \times \text{Write miss rate} \times \text{Write miss penalty}] + \text{Write buffer stalls}</math></li> </ul> </li> <li>• We will assume that write buffer stalls are negligible and that read and write miss penalties are the same. Therefore: <ul style="list-style-type: none"> <li>• <math>\text{Memory-stall clock cycles} = (\text{Memory access/Program}) \times \text{Miss Rate} \times \text{Miss Penalty}</math></li> <li>• <math>\text{Memory-stall clock cycles} = (\text{Instructions/Program}) \times (\text{Misses/Instruction}) \times \text{Miss Penalty}</math></li> </ul> </li> <li>• If the processor is made faster, but the memory system is not, then the amount of time spent on memory stalls will take up an increasing fraction of the execution time</li> </ul>

Write-through advantages include:

misses are simpler and cheaper because they never require a block to be written back to the lower level.  
easier to implement than write-back, although to be practical, still need to use a write buffer.

Write-back advantages include:

Individual words can be written by the processor at the rate that the cache, rather than the memory, can accept  
Multiple writes within a block require only one write to the lower level in the hierarchy

When blocks are written back, the system can make effective use of a high-bandwidth transfer, since the entire block is written.

## Chapter 5

	<ul style="list-style-type: none"><li>• We must also take into account the hit time, because the hit time can definitely increase if, for example, we have a larger cache</li><li>• Therefore, we evaluate caches by their average memory access time:<ul style="list-style-type: none"><li>• <math>AMAT = \text{Time for a hit} + \text{Miss rate} \times \text{Miss penalty}</math></li></ul></li></ul>
Fully Associative Caches	<ul style="list-style-type: none"><li>• At the other extreme from direct-mapped caches are fully associative caches<ul style="list-style-type: none"><li>• A cache structure in which a block can be placed in any location in the cache</li></ul></li><li>• To find a given block in a fully associative cache, one must search all entries in the cache<ul style="list-style-type: none"><li>• Even though the search is done in parallel, there is comparator associated with each cache entry<ul style="list-style-type: none"><li>• This increases the hardware cost, effectively making fully associative placement practical only for caches with small numbers of blocks</li></ul></li></ul></li></ul>
Set Associative Caches	<ul style="list-style-type: none"><li>• The middle range is a set associative cache<ul style="list-style-type: none"><li>• A cache that has a fixed number of locations where each block can be placed</li><li>• An n-way set associative cache consists of a number of sets, each of which consists of n blocks<ul style="list-style-type: none"><li>• Each block in memory maps to a unique set in the cache given by the index field, and a block can be placed in any element of the set<ul style="list-style-type: none"><li>• Combines direct-mapped (directly mapped to a set) with fully associative (search all blocks in the set)</li></ul></li></ul></li><li>• The set containing a memory block is given by:<ul style="list-style-type: none"><li>• <math>(\text{Block Number}) \bmod (\text{Number of sets in the cache})</math></li></ul></li></ul></li><li>• Can think of a direct mapped cache as a one-way set associative cache and a fully associative cache with m entries as an m-way set associative cache</li><li>• The advantage of increasing degree of associativity is to decrease miss rate</li></ul> <ul style="list-style-type: none"><li>• To find a block in a cache that is set associate, we index into the appropriate set<ul style="list-style-type: none"><li>• The tag of every cache block within the appropriate set is checked to see if it matches the block address from the processor</li></ul></li><li>• If the total cache size is kept the same, increasing the associativity increases the number of blocks per set, which is the number of simultaneous compares need to perform the tag search in parallel<ul style="list-style-type: none"><li>• Each increase by a factor of 2 in associativity doubles the number of blocks per set and halves the sets<ul style="list-style-type: none"><li>• Accordingly, there is one less index bit and one more tag bit</li></ul></li></ul></li></ul>

There are three main ways of placing blocks - direct-mapped, set-associative, and fully associative. The advantage of increasing the degree of associativity is that it usually decreases the miss rate. This comes from reducing misses that compete for the same location. Potential disadvantages include increased cost and slower access time.

## Chapter 5

	<ul style="list-style-type: none"><li>• The choice among direct-mapped, set-associative, or fully associative mapping in any memory hierarchy will depend on the cost of a miss versus the cost of implementing associativity, both in time and in extra hardware</li></ul>
Replacement	<ul style="list-style-type: none"><li>• In a set-associative cache, unlike a direct mapped cache, blocks that are brought up due to cache misses have multiple options to be placed in</li><li>• Most commonly used scheme is <b>least recently used</b> (LRU)<ul style="list-style-type: none"><li>• The block replaced is the one that has been unused for the longest time</li></ul></li><li>• LRU replacement is implemented by keeping track of when each element in a set was used relative to the other elements in the set<ul style="list-style-type: none"><li>• This gets quite complex and inefficient for larger set sizes</li></ul></li></ul>
L2 Cache	<ul style="list-style-type: none"><li>• Most microprocessors support an additional level of caching<ul style="list-style-type: none"><li>• This second-level cache is usually on the same chip and accessed whenever a miss occurs in the primary cache</li><li>• If the second-level cache contains the desired data, the miss penalty for the first-level cache will be essentially the access time of the second-level cache<ul style="list-style-type: none"><li>• If neither levels have the data, then a main memory access is required and thus incurs a larger miss penalty</li></ul></li></ul></li><li>• A two -level cache structure allows the primary cache to focus on minimizing hit time to yield a shorter clock cycle or fewer pipeline stages, while allowing the secondary cache to focus on miss rate to reduce the penalty of long memory access times</li><li>• The global miss rate is the fraction of references that miss in all levels of a multilevel cache and dictates how often we must access the main memory</li></ul>
Virtual Memory	<ul style="list-style-type: none"><li>• The main memory can act as “cache” for the secondary storage (which is usually implemented with magnetic disks)<ul style="list-style-type: none"><li>• This technique is known as virtual memory<ul style="list-style-type: none"><li>• Allows for efficient and safe sharing of memory among multiple programs</li><li>• Removes the programming burdens of a small, limited amount of main memory</li></ul></li></ul></li><li>• For multiple programs to share the same memory, running all at once on a computer, they can only read and write portions of main memory that have been assigned to it<ul style="list-style-type: none"><li>• Just like a cache, main memory need contain only the active portions of the many programs</li></ul></li></ul>

The two primary strategies for replacement in set-associative or fully-associative caches are random replacement and least recently used. LRU, although ideal, is too costly to implement for hierarchies with more than a small degree of associativity, since tracking the usage information is costly. For larger associativity, either LRU is approximated or random replacement is used. As the caches become large, the absolute difference between the two strategies becomes small. In virtual memory, some form of LRU is always approximated, since even a tiny reduction in the miss rate makes a significant dent given the cost of miss being so enormous.

### Fundamentals

- Therefore, virtual memory is enabled by the principles of locality
  - We cannot know at compile-time which programs will share the memory with other programs
    - All interaction is dynamic
      - We would like to compile each program into its own address space
        - Virtual memory implements the translation of a program's address space to physical addresses (addresses in main memory)
        - This translation process enforces protection of a program's address space from other programs
  - Virtual memory also allows a single user program to exceed the size of physical memory
    - Before, programmers had to divide the program into mutually exclusive modules and account for the lack of main memory themselves
- 
- A virtual memory block is called a page
  - A virtual memory miss is called a page fault
    - This occurs when an accessed page is not present in main memory
  - With virtual memory, the processor produces a virtual address
    - This address corresponds to a location in virtual space and is translated by address mapping to a physical address
      - This physical address is used to access main memory
  - Address translation is the process by which a virtual address is mapped to an address used to access memory.
  - Both the virtual memory space and the physical memory space are broken into pages, so that a virtual page is mapped to a physical page
    - It is possible for a virtual page to be absent from main memory
      - In this case, the page resides on the disk
  - Virtual memory simplifies loading the program for execution by providing relocation
    - Relocation maps the virtual addresses used by a program to different physical addresses before the addresses are used to access memory
      - This allows us to load the program anywhere in main memory
      - Because everything is in terms of fixed-size pages, there is no need for a contiguous block of memory to allocate to a program
        - Instead, the operating system need only find a sufficient number of pages in main memory

Virtual memory is the name for the level of memory hierarchy that manages caching between the main memory and disk. Virtual memory allows a single program to expand its address space beyond the limits of main memory. More importantly, virtual memory supports sharing of the main memory among multiple, simultaneously active processes, in a protected manner.

## Chapter 5

### Translation

- In virtual memory, the address is broken into a virtual page number and a page offset
- In the translation from virtual to physical, we convert the virtual page number to the physical page number and leave the page offset untouched
  - The physical page number accounts for the upper bits while the page offset is the lower bits
  - The number of bits in the page offset determines the page size
- The number of pages addressable with the virtual address doesn't need to match the number of pages addressable with the physical address
  - That is the purpose of virtual memory
  - Therefore, the VPN may have more bits than the PPN
- Sometimes, the processor address size is small relative to the actual physical memory
  - In these cases, no single program can benefit, but a collection of programs running at the same time from not having to be swapped to memory or by running on parallel processors

### Key Optimizations

- Because of the enormous miss penalty for page faults, dominated by the time to get the first word for typical page sizes, there are several key decisions:
  - Pages should be large enough to try to alleviate the high access time.
  - Organizations that reduce the page fault rate are attractive.
    - Primary technique is to allow fully associative placement of pages
  - Page faults can be handled in software because the overhead will be small compared to the disk access time.
    - Software can afford to use clever algorithms for choosing how to place pages because even small reductions in the miss rate will pay for the cost of the algorithms
  - Write-through will not work because of the steep miss penalty. Instead we will implement write-back.
- Because of the high penalty for page faults, we optimize page placement to reduce frequency of page faults
  - Allow a virtual page to be mapped to any physical page
    - That way, the OS can use sophisticated algorithms and such that track page usage to replace a page that is the most beneficial (not used in a long time)
- Because the physical memory is now fully-associative, we need an efficient way of locating pages
  - Can't do a full search because that is just too intensive
  - Instead, locate pages by using a table that indexes the memory called a **page table**

Managing the memory hierarchy between the main memory and disk is challenging because of the high costs of page faults. Several techniques are used to reduce the miss rate:

- Pages are made large to take advantage of spatial locality and to reduce the miss rate.
- The mapping between virtual addresses and physical addresses, which is implemented with a page table, is made fully associative so that a virtual page can be placed anywhere in main memory.
- The operating system uses techniques, such as LRU and a reference bit, to choose which pages to replace.



## Chapter 5

### Page Table

- The page table contains the virtual to physical address translations in a virtual memory system
- The page table is stored in memory and is indexed by the VPN
  - Each entry in the table contains the PPN for the virtual page if the page is currently in memory
- Each program has its own page table that maps the virtual address space of that program to main memory
  - The page table may contain entries for pages not present in memory
- There is a valid bit in each page table entry
  - If the valid bit is off, the page is not present in main memory and a page fault has occurred
- The page table contains a mapping for every possible virtual page so no tags are required

### State

- To indicate the location of the page table in memory, the hardware includes a register that points to the start of the page table
  - This is known as the page table register
- Each program has state
  - Defined as the page table, the PC and the registers
- To switch between processes, the OS must save this state and then restore it to continue execution
- Rather than save the entire page table, the OS simply loads the page table register to point to the page table of the process it wants to make active

### Page Faults

- If the valid bit for a virtual page is off, then a page fault occurs
  - The OS must be given control via an exception mechanism
  - It must find the page in the next level in the hierarchy (traditionally the magnetic disk) and decide where to place the requested page in main memory
- The virtual address does not tell us immediately where the page is stored on the disk
- We do not know ahead of time when a page in memory will be replaced
  - OS creates a swap space for each process
    - This is the space on the disk reserved for the full virtual memory space of a process (all the pages of a process)
  - Also creates a data structure to record where each virtual page is stored on the disk
    - Could be part of the page table or an auxiliary data structure
- OS must also create a data structure to track which processes and which virtual addresses use each physical page
  - If a page fault occurs and all of the memory is used, then choose a place to replace using LRU to minimize the number of page faults
  - Replaced pages are written to swap space on disk

Writes to disks are expensive, so virtual memory uses a write-back scheme and also tracks whether a page is unchanged (using a dirty bit) to avoid writing unchanged pages back to disk.

The virtual memory mechanism provides address translation from a virtual address used by the program to the physical address space used for accessing memory. This address translation allows protected sharing of the main memory and provides several additional benefits, such as simplifying memory allocation.

## Chapter 5

	<ul style="list-style-type: none"><li>• Implementing a completely accurate LRU is too expensive, so instead, one alternative is that:<ul style="list-style-type: none"><li>• OS keeps track of which pages have and which pages have not been recently used</li><li>• Mark this with a reference bit, or use bit</li><li>• Periodically clears the reference bits and later records them to determine which pages were touched during a particular time period<ul style="list-style-type: none"><li>• With this information, the OS can select a page that is among the least recently referenced (reference bit is off)</li></ul></li></ul></li></ul>
Write-Back	<ul style="list-style-type: none"><li>• For writes, because of the millions of processor clock cycles it takes to get to disk, we forgo write through for write back<ul style="list-style-type: none"><li>• An optimization is that we only write back the pages that have been modified or written since it was read into memory<ul style="list-style-type: none"><li>• We keep a dirty bit in the page table that is set whenever any word in a page is written</li></ul></li></ul></li></ul>
TLB	<ul style="list-style-type: none"><li>• Since page tables are stored in main memory, every memory access by a program can take at least twice as long<ul style="list-style-type: none"><li>• One access to obtain physical address and second access to get the data</li></ul></li><li>• To optimize the locality of the references to words and how it relates to pages, we include a special cache called the <b>translation-lookaside buffer</b>.<ul style="list-style-type: none"><li>• Like a little piece of paper we use to record the location of a set of books we look up in the card catalog</li><li>• It is a cache that keeps track of recently used address mappings to try to avoid an access to the page table</li></ul></li><li>• Each tag entry of the TLB holds a portion of the VPN and each data entry holds a PPN<ul style="list-style-type: none"><li>• The TLB will need to include other status bits, such as dirty, and the reference bits</li></ul></li><li>• On every reference to a memory address, we look up the VPN in the TLB<ul style="list-style-type: none"><li>• If there is a hit, the PPN is used to form the address and the corresponding reference bit is turned on<ul style="list-style-type: none"><li>• If it is a write, the dirty bit is turned on as well</li></ul></li><li>• If there is a miss, we must determine if it is a page fault or just simply a TLB miss<ul style="list-style-type: none"><li>• If the page exists in memory, then the TLB miss indicates that only the translation is missing</li><li>• Load the translation from the page table into the TLB and then try to reference again</li></ul></li></ul></li></ul>

Ensuring that the processes are protected from each other requires that only the OS can change the address translations, which is implemented by preventing user programs from changing the page tables. Controlled sharing of pages among processes can be implemented with the help of the operating system and access bits in the page table that indicate whether the user program has read or write access to a page.

## Chapter 5

TLB Misses	<ul style="list-style-type: none"><li>• Because the TLB has many fewer entries than number of pages in main memory, the TLB misses will be much more frequent than the true page faults</li><li>• After a TLB miss occurs, and the missing translation has been retrieved from the page table, we choose a TLB entry to replace<ul style="list-style-type: none"><li>• The only bits of the TLB that can be changed are the dirty bits and the reference bits, so these are the only bits that need to be copied back into the page table<ul style="list-style-type: none"><li>• We use a write-back approach here</li></ul></li></ul></li><li>• The amount of associativity in the TLB depends on the size of the TLB and the architecture<ul style="list-style-type: none"><li>• It is hard to maintain what is needed for an LRU for the TLB so often at times the system will randomly choose an entry to replace</li></ul></li><li>• To maintain the hierarchy, when a page is migrated to the disk, the OS will flush the contents of that page from the cache.<ul style="list-style-type: none"><li>• This is so because if the page is not in main memory, it cannot be in the cache either</li><li>• At the same time, the OS modifies the page tables and TLB, so that an attempt to access any data on the migrated page will generate a page fault.</li></ul></li></ul>
Scenarios	<ul style="list-style-type: none"><li>• The best case scenario:<ul style="list-style-type: none"><li>• A virtual address is translated by the TLB and sent to the cache where the appropriate data is found, retrieved, and sent back to the processor</li></ul></li><li>• The worst case scenario:<ul style="list-style-type: none"><li>• A reference misses in all three components of the memory hierarchy: the TLB, the page table, and the cache</li></ul></li></ul>
Protection	<ul style="list-style-type: none"><li>• The protection mechanism must ensure that although multiple processes are sharing the same main memory, one renegade process cannot write into the address space of another user process or into the OS<ul style="list-style-type: none"><li>• The write access bit in the TLB can protect a page from being written</li></ul></li><li>• The hardware must provide the following:<ul style="list-style-type: none"><li>• Support at least two modes - a supervisor process (or a kernel process) for the OS and a user process</li><li>• Provide portion of the processor state that a user process can read but not write<ul style="list-style-type: none"><li>• Includes the user/supervisor mode bit, page table pointer, and the TLB</li></ul></li><li>• Provide mechanisms to switch between user mode and supervisor mode and back</li></ul></li></ul>

If a processor had to access a page table resident in memory to translate every access, virtual memory would be too expensive, as caches would be pointless. Instead, a TLB acts as a cache for the translations from the page table. Addresses are then translated from virtual to physical using the translations in the TLB.

### TLB Misses/Page Faults

- An example is a system call exception that transfers control from user mode to a dedicated location in supervisor code space, invoking the exception mechanism in the process
  - We also want to prevent a process from reading the data of another process
    - If the OS keeps the page tables organized so that the independent virtual pages map to disjoint physical pages, one process will not be able to access another's data
    - The mechanisms provided by the hardware ensure that only the OS makes changes to the page table and not the user process
  - A process can ask the OS to allow them to share a page with another process
  - When the OS decides to do a process switch, it must ensure that the TLB is cleared and that the new page table is being pointed to
- 
- A TLB miss occurs when no entry in the TLB matches a virtual address. A TLB miss can indicate one of two possibilities:
    - The page is present in memory and we only need to create the missing TLB entry
    - The page is not present in memory, and we need to transfer control to the operating system to deal with a page fault
  - When we have a TLB miss, we look for a page table entry to bring into the TLB
    - If the matching page table entry has a valid bit that is turned off, then the corresponding page is not in memory
      - We therefore have a page fault, rather than just a TLB miss
    - If it entry has a valid bit that is on, we can simply retrieve the desired entry
  - We bring the page table entry from memory through software into the TLB and re-execute the instruction that caused the TLB miss
    - We will now get a TLB hit
      - If the page table entry indicates that the page is not in memory, this time we will get a page fault exception
  - Handling a TLB miss or page fault requires the use of an exception mechanism to interrupt the active process and transfer the control over to the OS
    - Later we will rescue the execution of the interrupted process
  - A page fault will be recognized sometime during the clock cycle to access memory
    - To restart the instruction, we must save the current PC of the instruction that caused the page fault
  - Once the operating system knows the virtual address that caused the page fault, it must:
    - Look up the page table entry using the virtual address and find the location of the referenced page on disk

### Thrashing

- Choose a physical page to replace; if the chosen page is dirty, it must be written out to disk before we can bring a new virtual page into the physical page
  - Start a read to bring the referenced page from disk into the chosen physical page
    - Step 2 may take millions of clock cycles if the page is dirty, and step 3 will definitely do so
      - We usually switch to another process to execute in the processor until the disk access completes
      - When the read is complete, the OS will restore the state of the original process and execute the instruction that returns from the exception
- 
- Thrashing occurs when a program would be continuously swapping pages between memory and disk
    - The performance difference between disk and memory means that if a program routinely accesses more virtual memory than it has physical memory, it will run very slowly.
    - One solution is to run it on a computer with more memory/buy more memory for your computer
    - Another solution is to re-examine your algorithm and data structures if you can change the locality and thereby reduce the number of pages that your program set.