



Graphics Processing Units (GPUs)


Xulong Tang

Slides adapted from Sharan Chetlur (NVIDIA), David Patterson, John L. Hennessy, Wonsun Ahn 1

Flynn's Taxonomy classic von Neumann SISD (SIMD) Single instruction stream Single instruction stream Single data stream Multiple data stream MISD (MIMD) Multiple instruction stream Multiple instruction stream Single data stream Multiple data stream Yes, systolic array. 2



Graphics Processing Units: SIMD + Multi-threading (SIMT)




Graphical Processing Units




 Given the hardware invested to do graphics well, how can we supplement it to improve performance of a wider range of applications?

Basic idea:

- Heterogeneous execution model
 - CPU is the host, GPU is the device
- Develop a C-like programming language for GPU
- Unify all forms of GPU parallelism as CUDA thread
- Programming model is "Single Instruction Multiple Thread"
- SIMD is not exposed to programmers.




History of GPUs • VGA (Video graphic array) has been around since the early 90's • A display generator connected to some (video) RAM • By 2000, VGA controllers were handling almost all graphics computation • Programmable through OpenGL, Direct 3D API • APIs allowed accelerated vertex/pixel processing: Shading · Texture mapping Front Side Bus Rasterization Memory · Gained moniker Graphical Processing Unit • 2007: First general purpose use of GPUs • 2007: Release of CUDA language Framebuffer Memory South Bridge • 2011: Release of OpenCL language UART 7





NVIDIA GPU Architecture





- Similarities to vector machines:
 - Works well with data-level parallel problems
 - Scatter-gather transfers
 - Mask registers
 - Large register files
- · Differences:
 - No scalar processor
 - Uses multithreading to hide memory latency
 - Has many functional units, as opposed to a few deeply pipelined units like a vector processor



















Introduction to CUDA **Programming** Decispecs __device__ float filter[N]; - global, device, shared, __global__ void convolve (float *image) { local, constant __shared__ float region[M]; Keywords region[threadIdx] = image[i]; - threadldx, blockldx __syncthreads() Intrinsics - __syncthreads image[j] = result; Runtime API // Allocate GPU memory void *myimage = cudaMalloc(bytes) - Memory, symbol, execution management // 100 blocks, 10 threads per block convolve<<<100, 10>>> (myimage); Function launch See https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html 16















Concept of "Thread Warps" and SIM®

- Warp: A set of threads that execute the same instruction (on different data elements) → SIMT (Nvidia-speak)
- · All threads run the same kernel
- Warp: The threads that run lengthwise in a woven fabric ...




23

All threads execute the same code



• Launched using **Kernel <<<1, 64>>>**: 1 block with 64 threads




- Each thread in a thread block has a unique "thread index" → threadIdx.x
- The same sequence of instructions can apply to different data items.

Blocks of Threads



• Launched using **Kernel <<<2, 32>>>**: 2 blocks of 32 threads




- Each thread block has a unique "block index" → blockIdx.x
- Each thread has a unique threadIdx.x within its own block
- Can compute a global index from the blockIdx.x and threadIdx.x

25


Two-dimensions grids and blocks



Launched using Kernel <<<(2, 2), (4, 8)>>> : 2X2 blocks of 4X8 threads



- Each block has two indices (blockIdx.x, blockIdx.y)
- Each thread in a thread block has two indices (threadIdx.x, threadIdx.y)



Example: Computing y(i) = a * x(i) + y(i)C program (on CPU) CUDA program (on CPU+GPU) void saxpy serial(int n, float a, float global_void saxpy_gpu(int n, float a, float *x, *x, float *y) float *y) for(int i = 0; i < n; i++) int i = blockIdx.x*blockDim.x + threadIdx.x; y[i] = a * x[i] + y[i];if (i < n) y[i] = a * x[i] + y[i]; void main () void main () // cudaMalloc arrays X and Y saxpy serial(n, 2.0, x, y); // cudaMemcpy data to X and Y int NB = (n + 255) / 256; saxpy gpu << NB, 256>>>(n, 2.0, X, Y); // cudaMemcpy data from Y 28

Example: Computing y(i) = a * x(i) + y(i)



What happens when n = 1?

```
_global_void saxpy_gpu(int n, float a, float *X, float *Y)
{
    int i = blockIdx.x*blockDim.x + threadIdx.x;
    if (i < n ) Y[i] = a * X[i] + Y[i];
}
....
saxpy_gpu<<<1, 256>>>(1, 2.0, X, Y); /* X and Y are both sized 1! */
```


- "if (i < n)" condition prevents writing beyond bounds of array.
- But that requires some threads within a warp not performing the write.
 - But a warp is a single vector instruction. How can you branch?
 - "if (i < n)" creates a **predicate** "mask" vector to use for the write
 - Only thread 0 has predicate turned on, rest has predicate turned off

29

GPUs Use Predication for Branches



```
if (threadIdx.x < 4) {
    A;
    B;
} else {
    X;
    Y;
}
Z;</pre>
```



Time

- Each thread computes own predicate for condition threadIdx.x < 4
- Taken together, 32 threads of a warp create a 32-bit predicate mask
- Mask is applied to warps for A, B, X, and Y.
- Just like for VLIW processors, this can lead to low utilization.

Latency Hiding with "Thread Warps" Warp: A set of threads that Warps available Thread Warp 3 Thread Warp 8 execute the same instruction (on for scheduling different data elements) Thread Warp 7 **SIMD Pipeline** Fine-grained multithreading I-Fetch - One instruction per thread in Decode pipeline at a time (No branch prediction) 4 4 - Interleave warp execution to hide Warps accessing memory hierarchy latencies Miss? Register values of all threads stay in Thread Warp 1 Thread Warp 2 register file All Hit? Data No OS context switching Thread Warp 6 Memory latency hiding - Graphics has millions of pixels Slide credit: Tor Aamodt 37

Warp-based SIMD vs. Traditional SIM®

- Traditional SIMD contains a single thread
 - Lock step
 - Programming model is SIMD (no threads) → SW needs to know vector length
 - ISA contains vector/SIMD instructions
- Warp-based SIMD consists of multiple scalar threads executing in a SIMD manner (i.e., same instruction executed by all threads)
 - Does not have to be lock step
 - Each thread can be treated individually (i.e., placed in a different warp) → programming model not SIMD
 - SW does not need to know vector length
 - Enables memory and branch latency tolerance
 - ISA is scalar → vector instructions formed dynamically
 - Essentially, it is SPMD programming model implemented on SIMD hardware

