Review

- Last Class:
 - Static parallelism (VLIW)
- Today's class:
 - Dynamic parallelism
- Announcement and reminder
 - First reading assignment will be posted on canvas today.
 - The logistics of reading report will be posted. Please read it carefully before writing your report.

(94)

94

Review: Multiple Instruction Issue Possibilities

- □ Fetch and issue **more than one** instruction in a cycle
- 1. Statically-scheduled (in-order)
 - Very Long Instruction Word (VLIW) e.g., TransMeta (4-wide)
 - Compiler figures out what can be done in parallel, so the hardware can be dumb and low power
 - Compiler must group parallel instr's, requires new binaries
 - SuperScalar e.g., Pentium (2-wide), ARM CortexA8 (2-wide)
 - Hardware figures out what can be done in parallel
 - Executes unmodified sequential programs
 - Explicitly Parallel Instruction Computing (EPIC) e.g., Intel Itanium (6-wide)
 - A compromise: compiler does some, hardware does the rest

2. Dynamically-scheduled (out-of-order) SuperScalar

- Hardware dynamically determines what can be done in parallel (can extract much more ILP with OOO processing)
- E.g., Intel Pentium Pro/II/III (3-wide), Core i7 (4 cores, 4-wide, SMT2), IBM Power5 (5-wide), Power8 (12 cores, 8-wide, SM\$)

Why 000?

□ Consider the following instruction sequence:

11

12

13

- □ If we do not employ OOO execution and I2 is stalled (if, for example, it depends on I1), I3 will be stalled as well
- An instruction is stalled because of an irrelevant instruction
 - A consequence of in-order execution
- □ Solution: Let I3 get scheduled and execute while I2 is waiting out-of-order execution
 - Improves utilization and performance

(96)

96

Why OOO?

■ What do the following two pieces of code have in common (with respect to execution in the previous design)?

```
      IMUL R3 \leftarrow R1, R2
      LD R3 \leftarrow R1 (0)

      ADD R3 \leftarrow R3, R1
      ADD R3 \leftarrow R3, R1

      ADD R9 \leftarrow R6, R7
      ADD R9 \leftarrow R6, R7

      IMUL R5 \leftarrow R6, R8
      IMUL R5 \leftarrow R6, R8

      ADD R7 \leftarrow R3, R5
      ADD R7 \leftarrow R3, R5
```

- □ Answer: First ADD stalls the whole pipeline!
 - ADD cannot dispatch because its source registers unavailable
 - Later independent instructions cannot get executed
- □ How are the above code portions different?
 - Answer: Load latency is variable (unknown until runtime)
 - What does this affect? Think compiler vs. microarchitecture
 - Can compiler resolve the issue?

(97)

Out-of-order Execution (Dynamic Scheduling)

- □ Idea: Move the dependent instructions out of the way of independent ones
 - Rest areas for dependent instructions: Reservation Stations
- Monitor the source "values" of each instruction in the resting area
- When all source "values" of an instruction are available, "fire" (i.e. issue) the instruction
 - Instructions dispatched in dataflow (not control-flow) order
- Benefit:
 - Latency tolerance: Allows independent instructions to execute and complete in the presence of a long latency operation

(98)

98

Advantages of Dynamic Scheduling

- Allows code that was compiled with one pipeline in mind to run efficiently on a different pipeline
 - Eliminates need to have multiple binaries and recompile
- Enables handling some cases when dependences are unknown at compile time
 - E.g., may involve memory reference or data-dependent branch
- □ Allows the processor to tolerate unpredictable delays
 - E.g., cache misses

(99)

Dynamic OOO Datapaths

- Scoreboarding CDC 6600 (Thornton) first publication in 1964
 - Named after CDC 6600 scoreboard
 - Used centralized hazard detection logic (scoreboard) to support OOO execution. Instr's were stalled when their FU was busy, for RAW dependencies, and for WAW and WAR dependencies
- □ Tomasulo IBM 360/91 (Tomasulo) first publication in 1967
 - Used distributed hazard detection logic (reservation stations feeding each FU) to support OOO execution with register renaming that eliminated WAW and WAR dependencies; distributed results from FUs to reservation stations on a Common Data Bus (potential bottleneck)
 - Writes results to register file and memory when instr's completes –
 possibly out-of-order so could not support precise interrupts or
 speculative execution (e.g., branch speculation)

(100)

100

More Recent Dynamic OOO Datapaths

- □ HPS (Hwu, Patt, Shebanow) first publication in 1985
 - Used a register alias table and distributed node alias tables that fed each FUs (essentially reservation stations) to support OOO execution with register renaming; distributed results from FUs to reservation stations on multiple distribution buses (one per FU)
 - Supported precise interrupts and speculative execution with a checkpoint repair mechanism
- □ RUU (Sohi) first publication in 1987
 - Uses a centralized Register Update Unit (RUU) that 1) receives new instr's from decode, 2) renames registers, 3) monitors the (single) result bus to resolve dependencies, 4) determines when instr's are ready to issue (send for execution), and 5) holds completed instr's until they can commit
 - Supports precise interrupts and speculative execution via in-order commit out of the RUU
 - For precise interrupts and branch speculation, need to do commit in-order, so need additional resources to keep track of results that have been written, but not yet committed (101)

Dynamically scheduled pipelines (§3.4 - 3.5)




Using Scoreboards (see Appendix C.7):

- Dates to the first supercomputer, the CDC 6600 in 1963
- · Split the ID stage into
 - · Issue decode and check for structural hazards,
 - Read operands → wait until no data hazards, then read operands.
- Instructions wait in a queue and may move to the EX stage (dispatched) out of order.

(102)

102



- The scoreboard is responsible for instruction issue and execution, including hazard detection. It is also controlling the writing of the results.
- The "scoreboard" consists of 3 tables to keep track of execution progress and the associated intelligence to determine when to dispatch instructions
- One entry (buffer) in the "wait queue" is associated with each functional unit.

(103)



Scoreboard information (3 tables)

Instruction status:

 issued, read operands and started execution (dispatched), completed execution or wrote result,

• Functional unit status (assuming non-pipelined units)

- busy/not busy
- operation (if unit can perform more than one operation)
- destination register F_i
- source registers (containing source operands) F_i and F_k
- the unit producing the source operands (if stall to avoid RAW hazards) - Q_i and Q_k
- flags to indicate that source operands are ready -- R_i and R_k

Register result status:

 indicates the functional unit that contains an instruction which will write into each register (if any)

(104)

104



Four stages of scoreboard control

Issue only if no structural, WAR or WAW hazards.

- Issue (and reserve the functional unit) if the functional unit is free and
 - » No issued or dispatched instruction (in state "issued" or "dispatched") will write to the destination register (to avoid WAW)
 - » No issued instruction (in state "issued") will read from the destination register (to avoid WAR)
- otherwise, stall, and block subsequent instructions
- the fetch unit stalls when the queue between the fetch and the issue stages is full (may be only one buffer).


Read operands only if no RAW hazard.


- If a RAW hazard is detected, wait until the operands are ready,
- When the operands are ready, read the registers and move to the execution stage,
- Note that instructions may proceed to the EX stage out-of-order.


Execution.

- When execution terminates, notify the score board.
- Write result to register file

(105)









- · No forwarding
- · Structural hazards are cleared before instruction "issue"
- · WAW and WAR hazards are cleared before instruction "issue"
- Did not discuss control hazards
- · Execution (function) units are not pipelined

Possible enhancement

- If we can have "k" write-backs to registers per cycle and "k" parallel buses between registers and pipeline units, then
 - · k functional units may be released per cycle
 - · k instructions may be dispatched per cycles.
 - · k instructions may be issued per cycle.

Need to extend the scoreboard to the case where the execution (function) units are pipelined?

(109)





The Tomasulo approach


- Introduced for IBM 360/91 in 1966
- Main improvements over the scoreboard approach:
 - Uses forwarding on a Common Data Bus (CDB) -- more efficient dealing with RAW hazards,
 - avoids WAR hazards by reading the operands in the instruction-issue order, instead of stalling at issue. To accomplish this an instruction reads an available operand before waiting for the other.
 - Later version avoids WAR hazard by register renaming
 - Avoids WAW hazards by renaming the registers (using the *id* of a reservation station rather than the register *id*)
 - The control information and logic are distributed to the functional unit and not centralized.


(110)

110

Tomasulo's Algorithm

- OoO with register renaming invented by Robert Tomasulo
 - Used in IBM 360/91 Floating Point Units
 - Read: Tomasulo, "An Efficient Algorithm for Exploiting Multiple Arithmetic Units," IBM Journal of R&D, January 1967.
- What is the major difference today?
 - Precise exceptions: IBM 360/91 did NOT have this
 - Patt, Hwu, Shebanow, "HPS, a new microarchitecture: rationale and introduction," MICRO 1985.
 - Patt et al., "Critical issues regarding HPS, a high-performance microarchitecture," MICRO 1985.
- Variants used in most high-performance processors
 - Most notably Pentium Pro, Pentium M, Intel Core(2), AMD K series,
 - Alpha 21264, MIPS R10000, IBM POWER5, Oracle UltraSPAR@而4







Book keeping in Tomasulo's algorithm

Instruction status:

- issued, executing or writing result,

· Reservation stations (functional units) status:

- busy/not busy
- operation (if unit can perform more than one operation)
- source operands (data values) V_i and V_k
- the reservation stations producing the source operands (if stall to avoid RAW hazards) - Q_i and Q_k
- Address field, A, for load/store buffers (store effective address)

Register result status:

 indicates the reservation station that contains an instruction which will write into each register (if any)

Note that the first two tables can be combined

(114)

114

Three stages of control



Issue

- If a reservation station is available for the needed functional unit
 - » read ready operands
 - » for operands that are not ready, rename the register to the reservation station that will produce it,
- Reservation stations for load/store instructions are called load/store buffers.

Execution.

- Monitor the CDB for the operand that is not ready,
- When both operands are available, execute.
- If more than one station per unit, only one station can start execution.
- Do not start execution before previous branches have completed.

· Write result.

- Write to CDB (and to registers) -- may be a structural hazards if only one CDB bus.
- Make the reservation station (the functional unit) available.

(115)




Load and store instructions:

- Uses load/store buffers, and each buffer is like a reservation station.
- Address calculation (put result in buffer), then memory operation
- · The result of a load is put on the CDB
- Stores are executed in program order (loads in any order)
- · Performs memory disambiguation between store and load buffers,

Remarks:

- May have more reservation stations than registers (a large virtual register space)
- The original Tomasulo algorithm was introduced before caches were incorporated into commercial processors
- If more than one issued instruction writes into a register, only the last one does the actual write (no WAW hazards).

(116)



Instruction		Issue			Execute		Write result					
fld	F6, 34(R2)		Χ		Х							
fld	F2, 45(R3)		Χ		Χ							
fmul.d	F0, F2, F4		Χ									
fsub.d	F8, F2, F6		Χ									
fdiv.d	F10, F0, F12		Χ									
fadd.d	F6, F8, F2		Х									
Name	Busy	Op	Vj		Vk	C) Į	Qk		Α		
Load1	Υ	Load							34+	Reg[R	2]	
Load2	Υ	Load							45+	·Reg[R	3]	
Add1	Υ	Sub				Loa	ad2	Load1				
Add2	Υ	Add				Ad	d1	Load2				
Add3	no											
Mult1	Υ	Mul			Reg[F4]	Loa	ad2					
Mult2	Υ	Div			Reg[F12]	Mu	lt1					
Int	no											
	F0	F2	F4	F6	F8	F10	F1	2		F30		
Qi	Mult1	load2		(Add2)	Add1	Mult2				(118)		

Instru	ction		Issue		Execut	te	Write re	esult	W
fld	F6, 34(R2)		Χ		X		Х		done
fld	F2, 45(R3)		Х		Х				
fmul.d	F0, F2, F4		Χ						
fsub.d	F8, F2, F6		X						
fdiv.d	F10, F0, F12		Χ						
fadd.d	F6, F8, F2		Χ						
Name	Busy	Ор	Vj		Vk	Q	j Qk		Α
Load1	no								
Load2	Υ	Load						45+R	eg[R3]
Add1	Υ	Sub			Reg[F6]	Loa	d2		
Add2	Υ	Add				Add	d1 Load2	2	
Add3	no								
Mult1	Υ	Mul			Reg[F4]	Loa	d2		
Mult2	Υ	Div			Reg[F12]	Mul	lt1		
Int	no								
	F0	F2	F4	F6	F8	F10	F12		F30
Qi	Mult1	load2		Add2	Add1	Mult2		,	119)

Instruction		I	Issue			Execute		Write result		
fld	F6, 34(R2)		Χ		Χ			done		
fld	F2, 45(R3)		Χ		X			Χ	done	
fmul.d	F0, F2, F4		Χ							
fsub.d	F8, F2, F6		Χ							
fdiv.d	F10,F0,F12		Χ							
fadd.d	F6, F8, F2		Χ							
Name	Busy	Ор	V	 'j	Vk	Q	j G	Qk	Α	
Load1	no									
Load2	(no)									
Add1	Υ	Sub	Reg	[F2]	Reg[F6])			
Add2	Υ	Add			Reg[F2]	Add	d1 🥤	7		
Add3	no									
Mult1	Υ	Mul	Reg	[F2]	Reg[F4])			
Mult2	Υ	Div			Reg[F12]	Mul	t1			
Int	no									
	F0	F2	F4	F6	F8	F10	F12		F30	
Qi	Mult1	$(\overline{})$		Add2	Add1	Mult2			(120)	

Instruc	tion	l	lssue		Execut	:e	Write I	result	W
fld I	F6, 34(R2)		X		Х		X		
fld I	-2, 45(R3)		Χ		Х		Х	(
fmul.d F	F0, F2, F4		Χ		Х				
fsub.d F	F8, F2, F6		Χ		X		X	(
fdiv.d F	10,F0,F12		Χ						
fadd.d F	6, F8, F2		Χ						
Name	Busy	Op	Vj		Vk	Q	j Qk	ζ	Α
Load1	no								
Load2	no								
Add1	(no)								
Add2	Υ	Add	Reg[F	8]	Reg[F2])		
Add3	no								
Mult1	Υ	Mul	Reg[F	2]	Reg[F4]				
Mult2	Υ	Div			Reg[F12]	Mul	t1		
Int	no								
	F0	F2	F4	F6	F8	F10	F12		F30
Qi	Mult1			Add2	$(\overline{})$	Mult2			(121)

