#### Review

- Last Class:
  - Branch prediction
- Today's class:
  - Static parallelism
- Announcement and reminder
  - Hw-1 is posted and dues Feb 9<sup>th</sup> 11:59pm. Start early as you can.
  - I will hold virtual office hours during February. Same office hour zoom link on syllabus.

(63)

## Branch prediction (§3.3)

- Machine learning in branch prediction?
  - Calder, Brad, Dirk Grunwald, Michael Jones, Donald Lindsay, James Martin, Michael Mozer, and Benjamin Zorn.
  - "Evidence-based static branch prediction using machine learning." ACM Transactions on Programming Languages and Systems (TOPLAS) 19, no. 1 (1997): 188-222.
  - Jiménez, Daniel A., and Calvin Lin. "Dynamic branch prediction with perceptrons." In Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture, pp. 197-206. IEEE, 2001.
  - Jiménez, Daniel A., and Calvin Lin. "Neural methods for dynamic branch prediction." ACM Transactions on Computer Systems (TOCS) 20, no. 4 (2002): 369-397.

(64)



#### Review: Pipeline Hazards

- Structural hazards
  - Add more hardware resources
  - Design pipeline to eliminate structural hazards
- Data hazards read after write (RAW)
  - Use data forwarding inside the pipeline
  - For those cases that forwarding won't solve (e.g., load-use) include hazard hardware to insert stalls in the instruction stream
- □ Control hazards beq, bne, j, jr, jal, jalr
  - Move decision point as early in the pipeline as possible (e.g., Decode) – reduces number of stalls at the cost of additional hardware
  - Predict with dynamic branch prediction, can reduce the impact of control hazard flushes even further if the branch prediction (contained in a BHT in the Fetch stage) is correct (shoot for 97%+ accuracy) and if the branched-to instruction is cached (in a BTB also in the Fetch stage)

(65

## Roadmap

- Now: static parallelism
- Next: dynamic parallelism
- □ After that: memory hierarchy

(66)

#### Extracting Yet More Performance

- □ Increase the depth of the pipeline to increase the clock rate (CPI still 1, IC unchanged) superpipelining
  - Higher parallelism & better performance
  - The more stages in the pipeline, the more forwarding/hazard hardware needed and the more pipeline latch overhead (i.e., the pipeline latch accounts for a larger and larger percentage of the clock cycle time)
- □ Fetch (and execute) more than one instructions at one time (expand every pipeline stage to accommodate multiple instructions) – multiple-issue
  - The instruction execution rate, CPI, will be less than 1, so instead we use IPC: instructions per clock cycle
    - E.g., a 6 GHz, four-way multiple-issue core can execute at a peak rate of 24 billion instructions per second with a best-case CPI of 0.25 or a best case IPC of 4
    - How many instructions are in flight together?
  - More susceptible to resource conflicts

(67)

## Multiple Instruction Issue

- □ Fetch and issues multiple instructions at a time
- Instructions issued at the same cycle should not have dependences between them

Address	Instruction type		Pipeline Stages						
n	ALU/branch	IF	ID						
n + 4	Load/store	IF	ID	EX	MEM	WB			
n + 8	ALU/branch		IF	ID	EX	MEM	WB		
n + 12	Load/store		IF	ID	EX	MEM	WB		
n + 16	ALU/branch			IF	ID	EX	MEM	WB	
n + 20	Load/store			IF	ID	EX	MEM	WB	

(68)

#### Multiple Instruction Issue Possibilities

- □ Fetch and issue more than one instruction in a cycle
- Statically-scheduled (in-order)
  - Very Long Instruction Word (VLIW) e.g., TransMeta (4-wide)
    - Compiler figures out what can be done in parallel, so the hardware can be dumb and low power
    - Compiler must group parallel instr's, requires new binaries
  - SuperScalar e.g., Pentium (2-wide), ARM Cortex-A8 (2-wide)
    - Hardware figures out what can be done in parallel
    - Executes unmodified sequential programs
  - Explicitly Parallel Instruction Computing (EPIC) e.g., Intel Itanium (6-wide)
    - A compromise: compiler does some, hardware does the rest
- 2. Dynamically-scheduled (out-of-order) SuperScalar
  - Hardware dynamically determines what can be done in parallel (can extract much more ILP with OOO processing)
  - E.g., Intel Core i7 (4-wide, 8-way SMT, 4 cores/chip), IBM Power8 (8-wide, 8-way SMT, 12 cores/chip) (70)

# **Taxonomy of Multiple-Issue Machines**

				1	
Common name	Issue structure	Hazard detection	Scheduling	Distinguishing characteristic	Examples
Superscalar (static)	Dynamic	Hardware	Static	In-order execution	Mostly in the embedded space: MIPS and ARM, including the ARM Coretex A8
Superscalar (dynamic)	Dynamic	Hardware	Dynamic	Some out-of-order execution, but no speculation	None at the present
Superscalar (speculative)	Dynamic	Hardware	Dynamic with speculation	Out-of-order execution with speculation	Intel Core i3, i5, i7; AMD Phenom; IBM Power 7
VLIW/LIW	Static	Primarily software	Static	All hazards determined and indicated by compiler (often implicitly)	Most examples are in signal processing, such as the TI C6x
EPIC	Primarily static	Primarily software	Mostly static	All hazards determined and indicated explicitly by the compiler	Itanium

(71)

#### Multiple-Issue Datapath Responsibilities

- Must handle, with a combination of hardware and software fixes, the fundamental limitations of
  - How many instructions to issue in one clock cycle (issue packet)
  - Storage (data) dependencies → data hazards
    - Limitation more severe in an in-order SuperScalar/VLIW core
  - Procedural dependencies → control hazards
    - Ditto, but even more severe
    - Use dynamic branch prediction to help resolve the ILP issue
    - Use loop unrolling (in the compiler) to increase ILP and reduce the occurrence of branches
  - Resource conflicts → structural hazards
    - A multiple-issue datapath has a much larger number of potential resource conflicts
    - Functional units may have to arbitrate for result buses and RF write ports
    - Resource conflicts can often be eliminated by duplicating the resource or by pipelining the resource

(72)

#### Implications of Instruction Dependencies

- □ Instruction dependencies imply that reordering instructions is not possible
  - control dependence (reordering might be possible, but how and when would you know?)

```
beq $s0, $s1, Label
a = .
Label: . = a
```

- input "dependence" (reordering is possible)
  - . = a RAR, read after read (as long as . is to a different storage location (in DM or the RF))
- loop dependence (renaming allows reordering, but how many?)
  - a = . in one iteration of the loop
  - a = . in a later iteration of the loop, the same instruction
- Instruction dependencies produce a graph of the program (called dependence graph), which can be analyzed for ILP
  - This must be a conservative analysis any dependence which cannot be proved non-existent is assumed to exist

#### **VLIW Multiple Issue Datapaths**


- □ VLIW multiple-issue datapath has the compiler statically decide which instructions to issue and execute simultaneously
  - Issue packet the set of instructions that are bundled together and issued in one clock cycle – think of it as one large instruction with multiple operations
    - Compiler guarantees that the instr's within a packet are independent (this usually means some of the instr's in the packet are nops)
  - The mix of instructions in the packet (bundle) is usually restricted

     a single "instruction" with several predefined, "slotted" fields
  - The compiler does static branch prediction and code scheduling (with renaming) to reduce control hazards and eliminate WAW & WAR data hazards
- VLIWs have
  - Multiple functional units
  - Multi-ported register files
  - Wide program bus

(74)

# An Example: A VLIW MIPS

□ Consider a 2-wide issue MIPS with a 2-instr packet that is fetched, decoded and issued for execution as a pair



ALU Op (R format) Load or Store (I format) or

Branch (I format)

- Data hazards?
  - Load-use (RAW) hazards have to be split by the compiler into two packets (since there is no way to forward if they are happening simultaneously)

add \$1, \$2, \$4 lw \$2, 400(\$3)


(75)

## Working Around Structural Hazards

□ FETCH – 2-wide issue packets so fetch a 64-bit "instruction" packet (cache blocks of at least 8B)

Address	Instruction type	Pipeline Stages						
n	ALU/branch	IF	ID	EX	MEM	WB		
n + 4	Load/store	IF	ID	EX	MEM	WB		
n + 8	ALU/branch		IF	ID	EX	MEM	WB	
n + 12	Load/store		IF	ID	EX	MEM	WB	
n + 16	ALU/branch			IF	ID	EX	MEM	WB
n + 20	Load/store			IF	ID	EX	MEM	WB

- □ ID (and WB) Need a 4 read port and 2 write port RF and two decoders
- □ EX Need a separate memory address adder
- MEM Only one of the pair touches data memory (so no structural hazard there)
  (76)



## A MIPS VLIW (2-issue) Pipelined Datapath

- Clearly, this two-issue processor can improve performance by up to a factor of two
- Doing so, however, requires that twice as many instructions be overlapped in execution
- This additional overlap increases the relative performance loss from data and control hazards
  - Example: load-use hazard, ALU instructions
- To effectively exploit the parallelism available in a multiple-issue processor, more ambitious compiler or hardware scheduling techniques are needed, and static multiple issue (like VLIW) requires that the compiler take on this role

(78)

## Code Scheduling Example

Consider the following loop code

```
lp: lw $t0,0($s1) # $t0=array element
    addu $t0,$t0,$s2 # add scalar in $s2
    sw $t0,0($s1) # store result
    addi $s1,$s1,-4 # decrement pointer
    bne $s1,$0,lp # branch if $s1 != 0
```

- □ Compiler "schedules" the instr's to avoid pipeline stalls
  - Instructions in one bundle must be independent
  - Must separate load-use instructions from their loads by one cycle (we are assuming a use latency of one cycle)
  - Notice that the first two instructions have a load-use dependency (in red), the next two and last two have true (RAW) data dependencies (in blue and green)
  - Assume branches are perfectly predicted by the hardware (79)

## The Scheduled Code (Not Unrolled)

	Al	LU or branch		Data transfer	СС
lp:			lw	\$t0,0(\$s1)	1
	addi	\$s1,\$s1,-4			2
	addu	\$t0,\$t0,\$s2		$\overline{\lambda}$	3
	bne	\$s1,\$0,lp	sw	\$t0,4)\$s1)	4
					5

- Note that displacement value for the sw has to be adjusted because the addi has been scheduled before it rather than after it as in the original code
- 4 clock cycles to execute 5 instructions for a
  - CPI of 0.8 (versus the best case of 0.5)
  - IPC of 1.25 (versus the best case of 2.0)
  - Three nops (that don't count towards performance !!)

(80)

# **Need for Loop Unrolling**

- Compiler needs more instructions to fill empty slots
  - One loop iteration may not provide enough operations
  - We need more (useful) operations relative to the number of overhead instructions
  - This is where "loop unrolling" comes into the picture
- How do we achieve this?
  - Borrow operations from other loop iterations
  - This is what loop unrolling enables

(81)

#### **Loop Unrolling**

- Compiler loop unrolling multiple copies of the loop body are made and instructions from different iterations are scheduled together as a way to increase ILP
- □ Apply loop unrolling (4 times for our example) and then schedule the resulting code
  - Reduces loop-control overhead (fewer checks)
  - Schedule instr's so as to avoid load-use and other RAW hazards (more scope for reordering)
  - Schedule instr's so as to obey loop-carried dependencies (RAW), e.g., store in one loop followed by a load of the same register in the next loop
- During unrolling the compiler allocates more registers to eliminate all data dependencies that are *not* true data dependencies, i.e., WAW and WAR data hazards
  - This means loop unrolling leads to more register usage

(82)

## **Unrolled Code Example**

```
lp:
      lw
                            # $t0=array element
      lw
                  4($s1)
                             $t1=array element
      lw
            $t2
                 -8($s1)
                             $t2=array element
                 ·12<mark>/</mark>($s1)
      lw
                              $t3=array element
                $t0,$s2
                             add scalar in $s2
      addu
      addu
            $t1,$t1,$s2
                              add scalar in $s2
      addu
            $t2,$t2,$s2
                             add scalar in $s2
             t3,$t3,$s2
      addu
                             add scalar in $s2
      SW
                              store result
                 -4($s1)
                              store result
      SW
            $t2
                 -8($s1)
                              store result
      SW
      SW
                             store result
      addi
                             decrement pointer
            $s1,$0,lp
      bne
                            # branch if $s1 != 0
                                                  (83)
```

# The Scheduled Code (Unrolled) ... almost

	ALU or branch		Data transfer	СС
lp:		lw	\$t0,0(\$s1)	1
		lw	\$t1,-4(\$s1)	2
		lw	\$t2,-8(\$s1)	3
		lw	\$t3,-12(\$s1)	4
		sw	\$t0,0(\$s1)	5
		sw	\$t1,-4(\$s1)	6
		sw	\$t2,-8(\$s1)	7
		sw	\$t3,-12(\$s1)	8

- □ First schedule the data transfers (which can't be done in less than 8 cycles)
  - Notice the abundant use of registers

(84)

# The Scheduled Code (Unrolled) ... almost

	F	ALU or branch		Data transfer	СС
lp:			lw	\$t0,0(\$s1)	1
		,	1w	\$t1,-4(\$s1)	2
	addu	\$t <mark>0,</mark> \$t0,\$s2	lw	\$t2,-8(\$s1)	3
	addu	\$t1 <b>,</b> \$t1 <b>,</b> \$s2	lw	\$t3,-12(\$s1)	4
	addu	\$t2,\$t2,\$s2	sw	\$t0,0(\$s1)	5
	addu	\$t3,\$t3,\$s2	sw	\$t1,-4(\$s1)	6
			sw	\$t2,-8(\$s1)	7
	bne	\$s1,\$0,lp	SW	\$t3,-12(\$s1)	8

- Next schedule the data use instr's in 4 cycles, being sure to leave (at least) one cycle between the load and its data use
- □ And schedule the branch instr in the last slot

(85)

The Scheduled	Code	(Unrolled)	almost

	Δ.	LU or branch		Data transfer	СС
lp:			lw	\$t0,0(\$s1)	1
			lw	\$t1,-4(\$s1)	2
	addu	\$t0,\$t0,\$s2	lw	\$t2,-8(\$s1)	3
	addu	\$t1,\$t1,\$s2	lw	\$t3,-12(\$s1)	4
	addu	\$t2,\$t2,\$s2	sw	\$t0,0(\$s1)	5
	addu	\$t3,\$t3,\$s2	sw	\$t1,-4(\$s1)	6
			sw	\$t2,-8(\$s1)	7
	bne	\$s1,\$0,lp	sw	\$t3,-12(\$s1)	8

□ One final instruction to schedule, where do we put

addi \$s1,\$s1,-16

(86)

# The Scheduled Code (Unrolled)

		ALU or branch		Data transfer			СС
lp:	addi	\$s1,\$s1,-16	lw	\$t0,	, 0 (	\$s1)	1
			lw	\$t1,	12	(\$s1)	2
	addu	\$t0,\$t0,\$s2	lw	\$t2,	8 (	\$s1)	3
	addu	\$t1,\$t1,\$s2	lw	\$t3,	4	\$s1)	4
	addu	\$t2,\$t2,\$s2	sw	\$t0,	, No	(\$s1)	5
	addu	\$t3,\$t3,\$s2	sw	\$t1,	12	(\$s1)	6
			sw	\$t2,	8 (	\$s1)	7
	bne	\$s1,\$0,lp	sw	\$t3,	, 4 (	\$s1)	8

- □ Notice the adjustment in the memory address offsets
- □ Eight clock cycles to execute 14 instructions for a
  - CPI of 0.57 (versus the best case of 0.5)
  - IPC of 1.8 (versus the best case of 2.0), but at the cost of code size and more register use (87)

## Steps for Loop Unrolling and Scheduling

- □ Determine that unrolling the loop would be useful (How?)
- □ Use different registers to avoid unnecessary constraints (What if not done?)
- □ Eliminate extra test and branch instructions
- □ Schedule the code

Loop unrolling and scheduling are complementary!

(88)

# Unknown number of loop iterations?

- Number of iterations = n
- Goal: make k copies of the loop body (unroll k iterations)
- Generate pair of loops:
  - Executes *n | k* times of unrolled loop body
  - Executes *n* mod *k* at the tail iteration
  - Add checks before executing each loop

(89)

## Compiler Support for VLIW Cores

- □ The compiler packs groups of independent instructions into the bundle
  - Done by code re-ordering
- □ The compiler uses loop unrolling to expose more ILP
  - Loop unrolling also reduces the number of conditional branches
- □ The compiler allocate more registers to solve name dependencies (WAR [anti] and WAW [output]) and ensures no load-use hazards occur by scheduling loaduse instr's appropriately
- VLIWs primarily depend on the compiler for branch prediction
- □ The compiler predicts memory bank references to help minimize memory bank conflicts

(90)

## VLIW Advantages and Disadvantages

#### Advantages

- Simpler hardware (potentially less power hungry)
  - Compiler does most of the work
- Potentially more scalable
  - Allow more instr's per VLIW bundle and add more FUs

#### Disadvantages

- Programmer/compiler complexity and longer compilation times
  - Deep pipelines can be confusing as to what can be handled with forwarding and what needs to be stalled
- Lock-step operation, i.e., one slow can stall the entire packet
- Object (binary) code incompatibility recompilation need
- Needs lots of program memory bandwidth
- Code bloat
  - nops are a waste of program memory space
  - Loop unrolling to expose more ILP uses more program memory space as well => I\$ performance drops! (91)

#### Track Record of VLIWs

- □ Started with "horizontal microcode"
- Academic projects
  - Yale ELI-512 [Fisher, '85]
  - Illinois IMPACT [Hwu, '91]
- Commercial attempts
  - Multiflow [Colwell+Fisher, '85] → failed
  - Cydrome [Rau, '85] → failed
  - ullet Motorola, TI, ... embedded (DSP) cores o successful
    - TI TMS320C62xx and others
    - Lucent/Motorola StarCoreSC140
  - Intel Itanium [Fisher+Rau, '97] → ??
    - http://en.wikipedia.org/wiki/Itanium
  - Transmeta Crusoe [Ditzel, '99] → mostly failed
    - http://en.wikipedia.org/wiki/Transmeta

(93)