

# Review

- Last Class:
  - Scoreboard OOO execution
  - Tomasulo OOO execution
- Today's class:
  - Tomasulo speculative OOO execution
- Announcement and reminder
  - HW1 dues tonight 11:59pm. No late submission

(124)

124

		1	Anothe	er e	xample	•			Q.
Instruct	tion		Issue		Execu	te	Write r	esult	
fld F	0, 0(R1)		Χ		X				
fmul.d ﴿	4, F0, F2		Χ						
fsd (F	4, 0(R1)		Χ						
fld F	0, 8(R1)								
	4, F0, F2								
fsd (Ē	4, 8(R1)								_
Name	Busy	Op	Vj		Vk	Qj	Qk		Α
Load1	у	ld						Reg	g[R1]+0
Load2	no								
store1	у	sd	Reg[R1]				Mult1		
store2	no								
Add	no								
Mult1	у	Mult			Reg[F2]	Load	1		
Mult2	no								
	F0	F2	F4	F6	F8	F10	F12		F30
Qi	Load1		Mult 1						
									(125)

Instruction		Issue			Execute		Write result		1
fld F	0, 0(R1)		Χ		Х				
fmul.d (F	4, F0, F2		Χ						i
fsd (F	4, 0(R1)		Χ						
fld F	0, 8(R1)		Χ		X				
fmul.d (F	4, F0, F2		X						
fsd (F	4, 8(R1)		Х						<u>.</u>
Name	Busy	Op	Vj		Vk	Qj	Qk		A
Load1	У	ld						Reg[	R1]+0
Load2	У	ld						Reg[	R1]+8
store1	У	sd					Mult1	Reg[	R1]+0
store2	у	sd	Reg[R1]				Mult2		
Add	no								
Mult1	Υ	Mul			Reg[F2]	Load	<u>1</u> )		
Mult2	Υ	Mul			Reg[F2]	Load	<u>2</u> )		
	F0	F2	F4	F6	F8	F10	F12		F30
Qi	(Load2)		Mult 2						
-			`'					(	126)

#### 126

### More Recent Dynamic OOO Datapaths

- □ HPS (Hwu, Patt, Shebanow) first publication in 1985
  - Used a register alias table and distributed node alias tables that fed each FUs (essentially reservation stations) to support OOO execution with register renaming; distributed results from FUs to reservation stations on multiple distribution buses (one per FU)
  - Supported precise interrupts and speculative execution with a checkpoint repair mechanism
- □ RUU (Sohi) first publication in 1987
  - Uses a centralized Register Update Unit (RUU) that 1) receives new instr's from decode, 2) renames registers, 3) monitors the (single) result bus to resolve dependencies, 4) determines when instr's are ready to issue (send for execution), and 5) holds completed instr's until they can commit
  - Supports precise interrupts and speculative execution via in-order commit out of the RUU
    - For precise interrupts and branch speculation, need to do commit in-order, so need additional resources to keep track of results that have been written, but not yet committed




# Hardware-based Speculation (§3.6)

- The goal is to allow instructions after a branch to start execution before the outcome of the branch is confirmed.
- There should be *no* consequences (including exceptions) if it is determined that the instruction should not execute.
  - Use dynamic branch prediction and use OOO execution
  - Use a Reorder Buffer (ROB) to reorder instructions after execution
  - Commit results to registers and memory in-order
  - All un-committed results can be flushed if a branch is miss-predicted
- Can free the reservation station when an instruction is in the reorder buffer.
- For each register, R, the register status table keeps the ROB number reserved by the instruction which will write into R (instead of the RES station number).


(133)

133



# Reorder buffers (ROB)

- 3 fields: instruction, destination, value
- When issuing a new instruction, read a register value from the ROB if the status table indicates that the source instruction is in a ROB.
- Hence, ROBs supply operands between execution complete & commit => more virtual registers.
- ROBs form a circular queue ordered in the "issue order".
- Once an instruction reaches the head of the ROB queue, it commits the results into register or memory.
- Hence, it's easy to undo speculated instructions on miss-predicted branches or on exceptions
- Should flush the pipe as soon as you discover a miss-predictions – all earlier instructions should commit



135


#### Steps of Speculative Tomasulo Algorithm

#### Combining branch prediction with dynamic scheduling

- Issue (sometimes called Dispatch)
  - If a RES station and a ROB are free, issue the instruction to the RES station after reading ready registers and renaming non-ready registers
- Execution (sometimes called issue)
  - When both operands are ready, then execute; if not ready, watch CDB for result; when both in reservation station, execute (checks RAW)
- Write result (WB)
  - Write on CDB to all awaiting RES stations & send the instruction to the ROB; mark reservation station available.
- Commit (sometimes called graduation)
  - When instruction is at head of ROB, update registers (or memory) with result and free ROB. A miss-predicted branch flushes all non-committed instructions.

(136)






137

#### Example:

- Assume that fmul.d just finished WB and is entering the ROB
- fsub.d and fadd.d are already in the ROB
- fdiv.d is in RES station waiting for the result of fmul.d

Instru	ction	Issued	Execute	In ROB	committed	
fld	F6, 34(R2)	Х	Х	Х	х	done
fld	F2, 45(R3)	Х	Х	X	х	done
fmul.d	F0, F2, F4	Х	Х			
fsub.d	F8, F2, F6	Х	Х	Х		
fdiv.d	F10, F0, F6	Х				
fadd.d	F6, F8, F2	Х	Х	X		

(138)



Note: reservation stations Add1 and Add2 may be released after the (139)instructions finish the write back.

139

status

### Register renaming

- □ To eliminate (WAW, WAR) register conflicts/hazards
- □ "Architected" vs "Physical" registers level of indirection
  - Architected (ISA) register names: r1, r2, r3
  - Physical register locations: p1,p2,p3,p4,p5,p6,p7
  - Original mapping: r1→p1, r2→p2, r3→p3, p4-p7 are "available"

<u>MapTable</u>	Free List	Original instr's	Renamed instr's
r1 r2 r3			
p1 p2 p3	p4,p5,p6,p7	add r2,r3	add p2,p3
p4 p2 p3	p5,p6,p7	sub r2,r1	sub p2,p4,p5
p4 p2 p5	p6,p7	mul r2, <b>r</b> 3→r3	mul p2, p5→p6
p4 p2 p6	p7	div r1,4→r1	′ div p4,4→p7


- Renaming conceptually write each register once
  - + Removes false dependences (WAW and WAR)
  - + Leaves true dependences (RAW) intact!
- When to reuse a physical register? After overwriting instr commits.

(140)



### Register Renaming

- · Common variation of speculative design
- · Reorder buffer keeps instruction information but not the result
- Extend register file with extra renaming registers to hold speculative results
- · Rename register allocated at issue;
- · Renaming registers are physical registers.
- Operands read either from register file (real or speculative) or via Common Data Bus
- Advantage: operands are always from single source (extended register file)



141



## Multiple issue processors (§3.7)

- Issue more than one instruction per clock cycle
  - VLIW processors (static scheduling by the compiler)
  - Superscalar processors
    - » Statically scheduled (in-order execution)
    - » Dynamically scheduled (out-of-order execution)
- results in CPI < 1 (Instructions per clock, IPC > 1)
- The fetch unit gets an issue packet which contains multiple instructions
- The issue unit issues 1-8 instructions every cycle (usually, the issue unit is itself pipelined)
  - independent instructions
  - multiple resources should be available
  - branch prediction should be accurate
- Leads to multiple instruction completion per cycle

(142)




### Dynamic scheduling (§3.8)

- Extends Tomasulo's algorithm to issue two (or more) instructions simultaneously to reservation stations.
- Either issue an instruction every half clock cycle, or double the logic to handle two instructions at once.
- Use the same logic. Some restrictions may be used to simplify hardware.
  - Example: issue only one FP and one int. operation every clock cycle. This
    reduces the load on the register files.
  - Do not issue dependent instructions in the same cycle
- To deal with control hazards without speculation (no ROBs): instructions following a branch can be issued but cannot start execution before the branch is resolved.
- Will look at the execution of

  L1: fld F0, 0(R1) fadd.d F4, F0, F2 fsd F4, 0(R1) addi R1, R1, -8 bne R1, R2, L1 (149)

149



- fld, fsd, addi and bne use the same integer Execute unit (see blue circles)
- Assume as many reservation stations as needed

(150)