

Review

- Last Class:
 - Review of pipeline
 - Single cycle processor → CCT problem
 - Pipelined execution → improved ILP
 - Structural and data hazard
 - Data forwarding
- Today's class:
 - Control hazard
 - Multi-cycle pipelines
- · Announcement and reminder
 - Background catch up:
 - Appendix A, B, C in "Computer Architecture: A Quantitative Approach"
 - "Computer Organization and Design The Hardware/Software Interface"

(37)

Review: Pipelining - What Makes it Hard?



- · Pipeline Hazards
 - structural hazards: attempt to use the same resource by two different instructions at the same time
 - data hazards: attempt to use data before it is ready
 - An instruction's source operand(s) are produced by a prior instruction still in the pipeline
 - control hazards: attempt to make a decision about program control flow before the condition has been evaluated and the new PC target address calculated
 - branch and jump instructions, exceptions
- Pipeline hardware control must detect the hazard and then take action to resolve hazard


(38)



Control Hazards

- When the flow of instruction addresses is not sequential (i.e., PC = PC + 4); incurred by change of flow instructions
 - Unconditional branches (j, jal, jr)
 - Conditional branches (beq, bne)
 - Exceptions
- Possible approaches
 - Stall (impacts CPI)
 - Move decision point as early in the pipeline as possible, thereby reducing the number of stall cycles
 - Delay decision (requires compiler support)
 - Predict and hope for the best!
- Control hazards occur less frequently than data hazards, but there is nothing as effective against control hazards as forwarding is for data hazards

(39)







Control (Branch, Jump) Hazards

- · What do we need to know?
 - Next instruction target address, maybe sequential (PC+4) or
 - » beq, PC+4 + branch instruction's sign-extended offset which is computed during EX by the Shift Left 2 – Add logic
 - \gg j, jal, constant address field read from IM during IF (26 bits)
 - » jr, jalr, read from RF during ID (32 bits)
 - » trap instruction or exception, obtained from table lookup in the OS (32 bits)
 - Branch decision outcome (ALU zero flag)
 - » continue sequentially? *or* jump to the branch target address?
- · When do we need to know it?
 - As early as possible in the pipeline

(41)





Control (Branch, Jump) Hazards, con't



- · When do we act on the decision?
 - As soon as possible
 - » we decided too late? We already fetched another instruction, and may need to discard it (flush it)
 - Maybe will have to flush more than one instruction?
 - » we guessed, and were right this is good
 - » we guessed, and were wrong now need to fix things
 - Guesses require an evaluation of the success rate, by simulation (before the fact) or by measurement (after the fact)
 - » can measurement improve the quality of the guesses?
 - » recent history is often a reasonable predictor of the near future


(44)



Branch Stall Impact

- If CPI = 1, 10% branch, Stall 3 cycles => new CPI = 1.3
- · Two part solution:
 - Determine branch taken (or not) sooner, and
 - Compute taken branch address earlier
- RISC V branch tests if register = 0
- RISC V Solution:
 - Move Zero test to ID/EX stage
 - Adder to calculate new PC in ID/EX stage
 - 1 clock cycle penalty for branch versus 3

(45)





Four Branch Hazard Alternatives


#1: Stall until branch direction is clear

#2: Predict Branch Not Taken

- Execute successor instructions in sequence (PC+4 already calculated)
- "Squash" instructions in pipeline if branch actually taken (how?)
- Advantage of late pipeline state update

#3: Predict Branch Taken

- More than 50% of MIPS branches are taken on average
- Start fetching from the branch target as soon as it is available
- Useful if target address is computed earlier than the branch condition (for example in stage 2 and stage 4, respectively, of a deep pipeline).



Four Branch Hazard Alternatives


#4: Delayed Branch

Change semantics such that branching takes place AFTER the n instructions following the branch execute

```
branch instruction sequential successor_1 sequential successor_2 Branch delay of length n sequential successor_n branch target if taken
```

 One slot delay in the 5-stage pipeline if branch condition and target are resolved in the ID stage.

(48)



- Where do we get instructions to fill branch delay slot?
 - Before branch instruction
 - From the target address: should repeat instruction for correctness
 - From fall through: correct if R7 is dead after the branch

Evaluating Branch Alternatives



When accounting for branch hazards
CPI = 1 + Hazard frequency * Hazard penalty

- Example: Assume a pipeline in which the target address is known in stage 3 and the branch condition is known in stage 4. Compare the CPI for the following methods:
 - flush/stall
 - predict taken
 - predict not taken
 - delayed branch


Assume that you know the percentages of branch instructions, and the probabilities for branch taken/not taken.

 Compilers technology can be used to increase efficiency of code if it knows branch probabilities (static branch prediction - profiling)

(50)



Multi-cycle pipelines (Section C.5)



- 4-stage, pipelined, FP add
- 7-stage, pipelined, FP multiply
- 25 stage, non-pipelined divide unit
- **Latency** of an instruction, *I*, in a pipeline, *P*, is the number of bubbles that has to exist in *P* if the instruction following *I* wants to use the result of *I*.




Hazards:


- Two divide instructions will stall the pipe (structural hazards).
- May have more than one register write in one cycle (why?)
 - increase number of ports, or stall the pipeline (interlock)
- May have WAW hazard (why?)
- · Out-of-order completion causes problems with exceptions,
- The long pipes causes more RAW hazards (why?)


To deal with structural Hazards and resolve competition for the WB stage:

Stall a conflicting instruction when entering the WB stage
may give priority to longer instructions to reduce RAW hazards.

(52)







- Forwarding from data memory output is required to instructions that are 3 or 4 cycles later (sooner instructions have to stall)
- Can speculatively forward from data memory (lw R1) to ALU (add R2, R1) before checking the tag to make sure that it is a hit.

(55)

Dealing with Exceptions

- Exceptions (aka interrupts) are just another form of control hazard. Exceptions arise from
 - R-type arithmetic overflow
 - Trying to execute an undefined instruction
 - An I/O device request
 - An OS service request (e.g., a page fault, TLB exception)
 - A hardware malfunction
- The pipeline has to stop executing the offending instruction in midstream, let all prior instructions complete, flush all following instructions, set a register to show the cause of the exception, save the address of the offending instruction, and then jump to a prearranged address (the address of the exception handler code)
- The software (OS) looks at the cause of the exception and "deals" with it

(57)



Two Types of Exceptions

- Interrupts asynchronous to program execution
 - caused by external events
 - may be handled between instructions, so can let the instructions currently active in the pipeline complete before passing control to the OS interrupt handler
 - simply suspend and resume user program
- Traps (Exception) synchronous to program execution
 - caused by internal events
 - condition must be remedied by the trap handler for that instruction, so must stop the offending instruction *midstream* in the pipeline and pass control to the OS trap handler
 - the offending instruction may be retried (or simulated by the OS) and the program may continue or it may be aborted

(58)


Where in the Pipeline Exceptions Occur



Stage(s)? Synchronous? Arithmetic overflow yes EX Undefined instruction ID yes IF, MEM TLB or page fault yes I/O service request any no · Hardware malfunction any no

Be aware that multiple exceptions can occur simultaneously in a *single* clock cycle!

(59)




Additions to MIPS to Handle Exceptions



- Cause register (records exceptions) hardware to record in Cause the exceptions and a signal to control writes to it (CauseWrite)
- EPC register (records the addresses of the offending instructions) – hardware to record in EPC the address of the offending instruction and a signal to control writes to it (EPCWrite)
 - Exception software must match exception to instruction
- A way to load the PC with the address of the exception handler
 - Expand the PC input mux where the new input is hardwired to the exception handler address - (e.g., 8000 0180_{hex} for arithmetic overflow, 8000 0000_{hex} for undefined instruction)
- A way to flush offending instruction and the ones that follow it

(61)





Instruction set design and pipelining (C.4)

- · Variable instruction length and execution time leads to
 - · imbalance among stages,
 - · complicate hazard detection and precise exceptions
- Caches have similar effects (imbalance pipes)
 - may freeze the entire pipeline on a cache miss
- · Complex addressing modes
 - may change register values
 - may require multiple memory access
- self modifying instructions causes pipeline problems
- Implicitly set condition codes complicates pipeline control hazards

(64)