DSD Exercise Report Group 18

1. Gate-level simulation cycle time (ns): 0.45

2. Area (um²): 2609.988548

3. AT score: 12592346.5

4. Screenshot of inferred memory devices in process:

===:		========	=	=====	==	====	==	====	=		==:		==:	====	==:		==		==
	Register Name	Type		Width		Bus		MB		AR	1	AS		SR	1	SS		ST	
												==							
	x_r_reg	Flip-flop		512		Υ		N		Υ		N		N	1	N		N	
	b_r_reg	Flip-flop		256		Υ		N		Υ		N		N		N		N	
	in_en_r_reg	Flip-flop		1		N	-	N		Υ		N		N	-	N		N	1
	count_r_reg	Flip-flop		4		Υ		N		Υ		N		N		N		N	
	count_r2_reg	Flip-flop	ĺ	4	ĺ	Υ	-	N		Υ	ĺ	N		N		N	ĺ	N	ĺ
1	flip_r_reg	Flip-flop	ĺ	1	ĺ	N	1	N	1	N	ĺ	Υ	1	N	ĺ	N	ĺ	N	ĺ
ĺ	half conv r reg	Flip-flop	Ì	1	ĺ	N	ĺ	N	ĺ	Υ	ĺ	N	Ì	N	ĺ	N	ĺ	N	ĺ
İ	conv r reg	Flip-flop	Ì	1	ĺ	N	İ	N	Ì	Υ	ĺ	N	ĺ	N	Ì	N	İ	N	Ì
İ	slow mode r reg	Flip-flop	Ì	1	ĺ	N	İ	N	ĺ	Υ	ĺ	N	ĺ	N	Ì	N	ĺ	N	Ì
İ	out valid r reg	Flip-flop	İ	1	İ	N	İ	N	İ	Υ	İ	N	İ	N	ĺ	N	İ	N	İ
İ	prod_sum_reg	Flip-flop	İ	38	İ	Υ	İ	N	İ	Υ	İ	N	İ	N	İ	N	ĺ	N	ĺ
===:														====	==:	====	==	====	==

5. Difference between 0.13 *µm* technology and 16nm ADFP (ex: area, timing,):

The smaller feature size and FinFET structures of 16nm ADFP offer higher density than 130nm, enabling significantly smaller chip area. The delay is also relatively low because of short channels and FinFET switching speed.