# CS2052 Computer Architecture

Department of Computer Science and Engineering, University of Moratuwa

# **Lab 9-10 – Nanoprocessor Design Competition**

Group Name : Nanocache

Group Members	Index Number
R . A . N Sankalana	190564N
M . M Poorna S. Cooray	190110V
H .D .S Vidulanka	190646T

Prepared for : CS2052

Date of performance : 17 / 03 / 2021

Date of submission : 12 / 04 / 2021

# **Contents**

Lab T	Tasks	3
Assen	nbly Program	3
VHDI	L Codes for the NanoProcessor	4
1.	4-bit Add/Subtract Unit	4
2.	3-bit Adder	ε
3.	3-bit Program Counter	8
4.	K-way b-bit Multiplexer	<u>c</u>
5.	Register Bank	18
6.	Program ROM	21
7.	Instruction Decoder	22
8.	NanoProcessor	24
Гimin	ng Diagrams	30
1.	4-bit Add/Subtract Unit	30
2.	3-bit Adder	32
3.	3-bit Program Counter	34
4.	K-way b-bit Multiplexer	36
5.	Register Bank	38
6.	Program ROM	41
7.	Instruction Decoder	42
8.	NanoProcessor	44
Concl	usion	46
Contr	ribution of Members	16

#### Lab Tasks

The main task of this lab is to design a 4-bit processor which is capable of executing a set of predefined instructions. The arithmetic unit of the processor only focuses on addition and subtraction. The processor comprises of the following key components.

- 4-bit Add/Subtract unit
- 3-bit adder
- 3-bit Program Counter (PC)
- k-way b-bit multiplexers
  - ➤ 2-way 3-bit multiplexer
  - > 2-way 4-bit multiplexer
  - ➤ 8-way 4-bit multiplexer
- Register Bank
- Program ROM
- Instruction Decoder

The whole project was completed as a team where lab tasks were evenly divided among the team members.

# **Assembly Program**

This assembly program was written to calculate the sum of all integers between 1 and 3. According to the lab report output was mapped to the Register 7 in the register bank. And the final value of sum was saved in that register. In this code we create a loop from instruction 4 to 7, to decrement numbers from 3 to 1 and add to the R7 register. In instruction 7, always check if R0 for jump. But it is by default "0000" then always it comes to the instruction 7 it returns to the instruction 4. Then we create a terminating condition for that loop in instruction 6. It checks the value of R1 and if it is zero terminate the program.

#### **Assembly Code:**

```
MOVI R7, 0
                       : R7 \leftarrow 0
                       : R1 \leftarrow 3
MOVI R1, 3
                       : R2 \leftarrow 1
MOVI R2, 1
                       ; R2 \leftarrow Neg R2
NEG R2
ADD R7, R1
                       : R7 \leftarrow R7 + R1
ADD R1, R2
                       : R1 \leftarrow R1 + R2
       R1, 6
                       ; If R1 0 jump to 6
JZR
JZR
       R0, 4
                       ; If R0 jump to 4
```

#### **Machine Code:**

```
Instruction 0
                     "101110000000",
Instruction 1
                     "100010000011".
Instruction 2
                     "100100000001".
Instruction 3
                     "010100000000".
Instruction 4
                     "001110010000",
Instruction 5
                     "000010100000",
Instruction 6
                     "110010000110",
                     "11000000100"
Instruction 7
```

### VHDL Codes for the NanoProcessor

#### 1. 4-bit Add/Subtract Unit


4-bit adder-subtractor can add and subtract 4-bit binary numbers. A: A0, A1, A2, A3 and B: B0, B1, B2, B3 and Calctrl are the inputs of the adder subtractor. The circuit consists of 4 full adders to perform operations of 4-bit numbers. Calctrl holds the binary value which determines the operation is addition or subtraction.

#### VHDL code for 4-bit add/sub unit.

```
entity Adder Subtractor is
Port ( A: in STD_LOGIC_VECTOR (3 downto 0);
B: in STD_LOGIC_VECTOR (3 downto 0);
CalCtrl: in STD_LOGIC;
C_out: out STD LOGIC:
Overflow: out STD_LOGIC;
Zero: out STD_LOGIC;
S : out STD_LOGIC_VECTOR (3 downto 0));
end Adder_Subtractor;
architecture Behavioral of Adder_Subtractor is
component Full_Adder is
port ( A: in std logic;
      B: in std_logic;
      C_in: in std_logic;
      Sum: out std_logic;
      C_out: out std_logic);
end component;
```

```
SIGNAL B_in, S_out : std_logic_vector(3 downto 0);
SIGNAL FA0_S, FA0_C, FA1_S, FA1_C, FA2_S, FA2_C, FA3_S, FA3_C: std_logic;
begin
       B_{in}(0) \le B(0) \text{ XOR CalCtrl};
       B_{in}(1) \le B(1) \text{ XOR CalCtrl};
       B in(2) \le B(2) XOR CalCtrl;
       B_{in}(3) \le B(3) \text{ XOR CalCtrl};
FA 0: Full Adder
       port map (A => A(0),
                   B => B in(0),
                   C_in => CalCtrl,
                   Sum => S out(0),
                   C_Out => FAO_C);
FA_1 : Full_Adder
       port map (A \Rightarrow A(1),
                  B => B_{in}(1),
                  C in \Rightarrow FA0 C
                  Sum => S_out(1),
                  C \text{ Out} \Rightarrow FA1 C;
FA 2: Full Adder
       port map (A \Rightarrow A(2),
                  B => B in(2),
                  C_{in} => FA1_C
                  Sum => S_out(2),
                  C_Out => FA2_C);
FA_3 : Full_Adder
       port map (A \Rightarrow A(3),
                  B => B_{in}(3),
                  C in \Rightarrow FA2 C
                  Sum => S_out(3),
                  C_Out => C_out);
S(0) \le S_{out}(0);
S(1) \le S_{out}(1);
S(2) \le S_{out}(2);
S(3) \le S_{out}(3);
Overflow \leftarrow (A(3) XNOR (CalCtrl XOR B(3))) AND (A(3) XOR S out(3));
Zero \leq not (S_out(0) or S_out(1) or S_out(2) or S_out(3));
end Behavioral;
```

# RTL Schematic Diagram for add/sub unit



### 2. 3-bit Adder

3-bit adder, with an input and an output, is used to increment the program counter. The component is implemented using the half adder which was designed in Lab 3.

#### Code for 3 – bit Adder


```
entity Adder_3_bit is
Port ( TBA_in : in STD_LOGIC_VECTOR (2 downto 0);
TBA_out : out STD_LOGIC_VECTOR (2 downto 0));
end Adder_3_bit;

architecture Behavioral of Adder_3_bit is

component HA
Port ( A : in STD_LOGIC;
B : in STD_LOGIC;
S : out STD_LOGIC;
C : out STD_LOGIC;
end component;
SIGNAL C_0 , C_1: std_logic;
```

```
begin
--adds one to the input
HA_0: HA
  Port map
    (A => TBA_in(0),
      B = > '1',
      S \Rightarrow TBA_out(0),
      C => C_0;
HA_1: HA
  Port map
     (A => TBA_in(1),
      B => C_0,
      S \Rightarrow TBA_out(1),
      C => C_1;
HA_2: HA
   Port map
     (A => TBA_in(2),
      B => C_1,
      S \Rightarrow TBA_out(2);
end Behavioral;
```

# RTL Schematic Diagram of 3 – bit Adder




## 3. 3-bit Program Counter

Program counter keeps track of the instruction address that is being executing at the current moment by the processor. The counter can be set to 0 by the reset button. Hence D flip flops from the Lab 5 are used here.

### **Code for Program Counter**

```
entity ProgramCounter is
  Port (I_in: in STD_LOGIC_VECTOR (2 downto 0);
      Clk: in STD LOGIC;
      Res: in STD_LOGIC;
      I_out : out STD_LOGIC_VECTOR (2 downto 0));
end ProgramCounter;
architecture Behavioral of ProgramCounter is
component D_FF
  Port ( D : in STD_LOGIC;
      Res: in STD LOGIC;
      Clk: in STD_LOGIC;
      Q : out STD_LOGIC;
      Qbar : out STD_LOGIC);
end component;
begin
D_FF_0: D_FF
  port map(
    D => I_{in}(0),
    Res=>Res,
    Clk=>Clk,
    Q => I_out(0);
D_FF_1: D_FF
  port map(
    D => I_in(1),
    Res=>Res,
    Clk=>Clk,
    Q=>I_out(1);
D_FF_2: D_FF
  port map(
    D => I_{in}(2),
    Res=>Res,
    Clk=>Clk,
    Q=>I_out(2);
end Behavioral;
```

## **RTL Schematic Diagram of 3-bit Program Counter**



# 4. K-way b-bit Multiplexer

- There is main two ways to make a k-way b-bit multiplexers.
- In this lab we used Try state buffers to implement k-way b-bit multiplexers.
- To create that multiplexers only we need a decoder and "k" number of try state buffers.
- To make Nano processor we had to create 2-way 3-bit Multiplexer, 2-way 4-bitMultiplexer and 8-way 4-bit multiplexers.
- 2-way 3=bit mux used to select the jump address bus when jump flag raise otherwise it select the adder 3-bit output path.
- 2-way 3-bit mux used to select the Immediate Load when the Load select is high otherwise it selects the result bus of ALU.
- 8-way 4-bit mux is used to select the correct register when we input the address of it.

# **Code for Try State Buffer**


```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Try_State_Buffer_4_bit is
   Port ( Data_In : in STD_LOGIC_VECTOR (3 downto 0);
        EN : in STD_LOGIC;
        Data_Out : out STD_LOGIC_VECTOR (3 downto 0));
end Try_State_Buffer_4_bit;

architecture Behavioral of Try_State_Buffer_4_bit is

begin
   Data_Out <= Data_In when (EN = '1') else "ZZZZZ";
end Behavioral;
```

# **RTL Schematic Diagram of Try State Buffer**




❖ The implementation of all k-way b-bit multiplexers are same . the VHDL codes of all multiplexers are below.

### Code for 8-way 4-bit Multiplexer

```
entity Mux_8_way_4_bit is
  Port ( Reg0 : in STD_LOGIC_VECTOR (3 downto 0);
      Reg1: in STD LOGIC VECTOR (3 downto 0);
      Reg2: in STD_LOGIC_VECTOR (3 downto 0);
      Reg3: in STD_LOGIC_VECTOR (3 downto 0);
      Reg4: in STD_LOGIC_VECTOR (3 downto 0);
      Reg5: in STD_LOGIC_VECTOR (3 downto 0);
      Reg6: in STD_LOGIC_VECTOR (3 downto 0);
      Reg7: in STD_LOGIC_VECTOR (3 downto 0);
      EN: in STD LOGIC;
      Reg_Sel: in STD_LOGIC_VECTOR (2 downto 0);
      Out_Val: out STD_LOGIC_VECTOR (3 downto 0));
end Mux 8 way 4 bit;
architecture Behavioral of Mux_8_way_4_bit is
--add a decoder to enable registers separately
component Decoder_3_to_8
Port (I: in STD LOGIC VECTOR (2 downto 0);
    EN: in STD LOGIC;
    Y : out STD_LOGIC_VECTOR (7 downto 0));
end component;
--add a try state buffer to throw the correct input to common bus after enabling correct try
state buffer
component Try_State_Buffer_4_bit
  Port ( Data_In : in STD_LOGIC_VECTOR (3 downto 0);
      EN: in STD LOGIC;
      Data_Out : out STD_LOGIC_VECTOR (3 downto 0));
end component:
  Signal Common_Data_Bus: STD_LOGIC_VECTOR (3 downto 0);
  signal RegSel:STD_LOGIC_VECTOR (7 downto 0);
begin
  --decode the input register and select correct try state buffer
  Decoder: Decoder_3_to_8
    port map (
      I \Rightarrow Reg Sel,
      EN \Rightarrow EN,
      Y => RegSel);
  Reg_0: Try_State_Buffer_4_bit
    port map(
      Data_In \Rightarrow Reg0,
      EN \Rightarrow RegSel(0),
```

```
Data_Out => Common_Data_Bus );
  Reg 1: Try State Buffer 4 bit
    port map(
       Data_In => Reg1,
       EN \Rightarrow RegSel(1),
       Data_Out => Common_Data_Bus );
  Reg_2: Try_State_Buffer_4_bit
    port map(
       Data In \Rightarrow Reg2,
       EN \Rightarrow RegSel(2),
       Data Out => Common Data Bus );
  Reg_3: Try_State_Buffer_4_bit
    port map(
       Data_In => Reg3,
       EN \Rightarrow RegSel(3),
       Data_Out => Common_Data_Bus );
  Reg_4: Try_State_Buffer_4_bit
    port map(
       Data_In => Reg4,
       EN \Rightarrow RegSel(4),
       Data_Out => Common_Data_Bus );
  Reg_5: Try_State_Buffer_4_bit
    port map(
       Data_In => Reg5,
       EN \Rightarrow RegSel(5),
       Data_Out => Common_Data_Bus );
  Reg_6: Try_State_Buffer_4_bit
    port map(
       Data In \Rightarrow Reg6,
       EN \Rightarrow RegSel(6),
       Data_Out => Common_Data_Bus );
  Reg_7: Try_State_Buffer_4_bit
    port map(
       Data_In => Reg7,
       EN \Rightarrow RegSel(7),
       Data_Out => Common_Data_Bus );
--output common bus
  Out_Val <= Common_Data_Bus;
end Behavioral;
```

# RTL Schematic Diagram of 8-way 4-bit Multiplexer



### Code for 2-way 4-bit Multiplexer


```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Mux 2 way 4 bit is
  Port (Reg0: in STD_LOGIC_VECTOR (3 downto 0);
      Reg1: in STD_LOGIC_VECTOR (3 downto 0);
      EN: in STD_LOGIC;
      Reg_Sel: in STD_LOGIC;
      Out_Val: out STD_LOGIC_VECTOR (3 downto 0));
end Mux_2_way_4_bit;
architecture Behavioral of Mux_2_way_4_bit is
--add a decorder to enable registers separately
component Decoder_1_to_2
  Port ( I : in STD_LOGIC;
      EN: in STD LOGIC:
      Y: out STD LOGIC VECTOR(1 downto 0));
end component;
--add a try state buffer to trow the correct input to common bus after enable
correct try state buffer
component Try_State_Buffer_4_bit
  Port (Data_In: in STD_LOGIC_VECTOR (3 downto 0);
      EN: in STD_LOGIC;
      Data Out: out STD LOGIC VECTOR (3 downto 0));
end component;
  Signal Common_Data_Bus: STD_LOGIC_VECTOR (3 downto 0);
  signal RegSel: STD_LOGIC_VECTOR (1 downto 0);
begin
  --decode the input register and select correct try state buffer
  Decoder: Decoder_1_to_2
    port map (
      I \Rightarrow Reg\_Sel,
      EN \Rightarrow EN,
```

```
Y => RegSel);
Reg_0: Try_State_Buffer_4_bit
port map(
    Data_In => Reg0,
    EN => RegSel(0),
    Data_Out => Common_Data_Bus );

Reg_1: Try_State_Buffer_4_bit
port map(
    Data_In => Reg1,
    EN => RegSel(1),
    Data_Out => Common_Data_Bus );

--output common bus
Out_Val <= Common_Data_Bus;
end Behavioral;
```

## RTL Schematic Diagram of 2-way 4-bit Multiplexer




### Code for 2-way 3-bit Multiplexer

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity Mux 2 way 3 bit is
  Port ( Reg0 : in STD_LOGIC_VECTOR (2 downto 0);
      Reg1: in STD LOGIC VECTOR (2 downto 0);
      EN: in STD_LOGIC;
      Reg Sel: in STD LOGIC;
      Out_Val: out STD_LOGIC_VECTOR (2 downto 0));
end Mux_2_way_3_bit;
architecture Behavioral of Mux_2_way_3_bit is
--add a decorder to enable registers separately
component Decoder_1_to_2
  Port (I: in STD LOGIC;
      EN: in STD_LOGIC;
      Y : out STD_LOGIC_VECTOR(1 downto 0));
end component;
--add a try state buffer to trow the correct input to common bus after enable correct try state
component Try_State_Buffer_3_bit
  Port (Data_In: in STD_LOGIC_VECTOR (2 downto 0);
      EN: in STD LOGIC;
      Data Out: out STD LOGIC VECTOR (2 downto 0));
end component;
  Signal Common_Data_Bus: STD_LOGIC_VECTOR (2 downto 0);
  signal RegSel:STD LOGIC VECTOR (1 downto 0);
begin
  --decode the input register and select correct try state buffer
  Decoder: Decoder_1_to_2
    port map (
      I \Rightarrow Reg Sel,
      EN \Rightarrow EN,
      Y \Rightarrow RegSel);
  Reg_0: Try_State_Buffer_3_bit
    port map(
      Data_In => Reg0,
      EN \Rightarrow RegSel(0),
      Data Out => Common Data Bus );
```

```
Reg_1: Try_State_Buffer_3_bit
port map(
    Data_In => Reg1,
    EN => RegSel(1),
    Data_Out => Common_Data_Bus );

--output common bus
Out_Val <= Common_Data_Bus;
end Behavioral;
```

# RTL Schematic Diagram of 2-way 4-bit Multiplexer



## 5. Register Bank

8 Registers are used to create register bank and 3 to 8 decoder used to separate register addresses.


#### **VHDL Code for Register Bank**

```
entity Register_Bank is
Port (RegIn: in STD_LOGIC_VECTOR (3 downto 0);
     Clk: in STD LOGIC;
     Reset: in STD_LOGIC;
     RegSel: in STD_LOGIC_VECTOR (2 downto 0);
     R0: out STD_LOGIC_VECTOR (3 downto 0);
     R1: out STD LOGIC_VECTOR (3 downto 0);
     R2 : out STD_LOGIC_VECTOR (3 downto 0);
     R3: out STD_LOGIC_VECTOR (3 downto 0);
     R4: out STD_LOGIC_VECTOR (3 downto 0);
     R5: out STD_LOGIC_VECTOR (3 downto 0);
     R6: out STD LOGIC VECTOR (3 downto 0);
     R7: out STD_LOGIC_VECTOR (3 downto 0));
end Register_Bank;
architecture Behavioral of Register_Bank is
component Reg
  Port (D: in STD_LOGIC_VECTOR (3 downto 0);
     EN: in STD LOGIC;
     Reset: in std_logic;
     Clk: in STD_LOGIC;
     Q : out STD_LOGIC_VECTOR (3 downto 0));
end component;
component Decoder_3_to_8
Port (I: in STD_LOGIC_VECTOR (2 downto 0);
    EN: in STD_LOGIC;
    Y : out STD_LOGIC_VECTOR (7 downto 0));
end component;
 signal EnableReg: std_logic_vector(7 downto 0);
begin
 Decoder: Decoder_3_to_8
    port map(I => RegSel,
         EN = > '1',
         Y => EnableReg);
```

```
Register_0:Reg
  port map( D => "0000",
         EN \Rightarrow EnableReg(0),
         Reset => Reset,
         Clk => Clk,
         Q => R0);
Register_1:Reg
  port map(D => RegIn,
         EN \Rightarrow EnableReg(1),
         Reset => Reset,
         Clk => Clk,
         Q => R1);
Register_2:Reg
  port map( D => RegIn,
         EN \Rightarrow EnableReg(2),
         Reset => Reset,
         Clk => Clk,
         Q => R2);
Register_3:Reg
  port map( D => RegIn,
         EN \Rightarrow EnableReg(3),
         Reset => Reset,
         Clk => Clk,
         Q => R3);
Register_4:Reg
  port map( D \Rightarrow RegIn,
         EN \Rightarrow EnableReg(4),
         Reset => Reset,
         Clk => Clk,
         Q => R4);
Register_5:Reg
  port map( D => RegIn,
         EN \Rightarrow EnableReg(5),
         Reset => Reset,
         Clk => Clk,
         Q => R5);
Register_6:Reg
  port map( D => RegIn,
         EN \Rightarrow EnableReg(6),
         Reset => Reset,
```

```
Clk \Rightarrow Clk,
Q \Rightarrow R6);
Register\_7:Reg
port map( D \Rightarrow RegIn,
EN \Rightarrow EnableReg(7),
Reset \Rightarrow Reset,
Clk \Rightarrow Clk,
Q \Rightarrow R7);
end Behavioral;
```

# **RTL Schematic Diagram of Register Bank**




# 6. Program ROM

A set of predefined instructions are going to be executed in the nano processor. The task is to obtain the sum of 1-3 umbers. The instructions are written in assembly language and they are stored in the ROM.

### **Code for Program Rom**

```
entity Prog_ROM is
Port (MemorySelect: in STD_LOGIC_VECTOR (2 downto 0);
     InstructionBus : out STD_LOGIC_VECTOR (11 downto 0));
end Prog_ROM;
architecture Behavioral of Prog_ROM is
type rom_type is array (0 to 7) of std_logic_vector(11 downto 0);
--a lookup table is used to store instructions
signal ROM_bank : rom_type := (
 "101110000000", -- R7 <- 0
 "100010000011", -- R1 <- 3
 "100100000001", -- R2 <- 1
 "010100000000", --R2 <- Neg R2
 "001110010000", --R7 <- R7 + R1
 "000010100000", -- R1 < -R1 + R2
 "110010000110", -- If R1 0 jump to 6
 "110000000100" --If R0 jump to 4
);
begin
  InstructionBus <= ROM_bank(to_integer(unsigned(MemorySelect)));</pre>
end Behavioral;
```

### **RTL Schematic Diagram of Program ROM**



#### 7. Instruction Decoder


Instruction decoder is the instruction fetching unit in that processor. In this unit mainly do following things, decoding the instruction, sending instruction signals to the relevant components, and putting data into the data busses. After decoding the instruction first that unit select the operation from the op code using a 2 to 4 decoder. Then relative to the ADD, NEG, MOVI, JZR operations, it gives the instructions to components and add data into busses

#### **Code for Instruction Decoder**

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity Instruction Decoder is
  Port (Instruction: in STD_LOGIC_VECTOR (11 downto 0);
      Reg_Chk_Jmp: in STD_LOGIC_VECTOR (3 downto 0);
      Load_Sel: out STD_LOGIC;
      Add_Sub_Sel: out STD LOGIC:
      Jmp Flag: out STD LOGIC;
      Reg_En : out STD_LOGIC_VECTOR (2 downto 0);
      Immediate_Val : out STD_LOGIC_VECTOR (3 downto 0);
      Reg_Sel_1: out STD_LOGIC_VECTOR (2 downto 0);
      Reg_Sel_2: out STD_LOGIC_VECTOR (2 downto 0);
      Address_Jmp : out STD_LOGIC_VECTOR (2 downto 0));
end Instruction_Decoder;
architecture Behavioral of Instruction_Decoder is
--add a decorder to select the correct opcode
component Decoder_2_to_4
  Port (I: in STD_LOGIC_VECTOR (1 downto 0);
      EN: in STD LOGIC;
      Y : out STD_LOGIC_VECTOR (3 downto 0));
end component;
 Signal Add, Neg, Mov, JzR, Not_JzR: std_logic;
begin
  --decode the opcode
  Decoder: Decoder 2 to 4
    port map(
          I => Instruction(11 downto 10),
          EN = > '1',
          Y(0) => Add, --if opcode is 00 then add will be 1
          Y(1) => Neg, --if opcode is 01 then Neg will be 1
          Y(2) => Mov, --if opcode is 10 then Mov will be 1
          Y(3) \Rightarrow JzR; --if opcode is 11 then JzR will be 1
```

```
Load Sel <= Mov; --change the load to Immidiate value if and only if mov is 1
     Add_sub_Sel <= Neg; --Substract when the op code is 01
    --If op code is 11 (when jump instruction comes) regster enable will bw 0 for all regsters
    Not_JzR <= not JzR;
    Reg_EN(0) \le Not_JzR and Instruction(7);
    Reg_EN(1) <= Not_JzR and Instruction(8);
    Reg_EN(2) <= Not_JzR and Instruction(9);
    Immediate_Val <= Instruction(3 downto 0); --set the immidiate value
    Reg_sel_1 <= Instruction(9 downto 7); --set the Number 1
    Reg sel 2 <= Instruction(6 downto 4); --Set the Number 2
    -- create the jump flag using nputs of register for jump
    Jmp Flag <= JzR and (not ( Reg Chk Jmp(0) or Reg Chk Jmp(1) or
Reg_Chk_Jmp(2)));
    -- Set the jump address if the instruction is a jump instruction
    Address Jmp <= Instruction(2 downto 0);
end Behavioral;
```

# **RTL Schematic Diagram of Instruction Decoder**



#### 8. NanoProcessor

#### **Code for NanoProcessor**

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity NanoProcessor is
  Port ( Reset : in STD_LOGIC;
     Clk: in STD_LOGIC;
     Zero_Flag: out STD_LOGIC;
     Overflow_Flag : out STD_LOGIC;
     LED: out STD LOGIC VECTOR (3 downto 0);
     Carry_Out : out STD_LOGIC;
     SD_7 : out STD_LOGIC_VECTOR (6 downto 0));
end NanoProcessor;
architecture Behavioral of NanoProcessor is
component Slow Clk
 port( Clk_in : in STD_LOGIC;
     Clk out: out STD LOGIC);
end component;
component ProgramCounter
 port( I in: in STD LOGIC VECTOR (2 downto 0);
     Clk: in STD LOGIC;
     Res: in STD LOGIC:
     I_out : out STD_LOGIC_VECTOR (2 downto 0));
end component;
component Adder 3 bit
  Port (TBA_in: in STD_LOGIC_VECTOR (2 downto 0);
     TBA out: out STD LOGIC VECTOR (2 downto 0));
end component;
component Mux_2_way_3_bit
  Port (Reg0: in STD_LOGIC_VECTOR (2 downto 0);
      Reg1: in STD LOGIC VECTOR (2 downto 0);
      EN: in STD_LOGIC;
      Reg Sel: in STD LOGIC;
      Out Val: out STD LOGIC VECTOR (2 downto 0));
end component;
component Prog_ROM
  Port ( MemorySelect : in STD_LOGIC_VECTOR (2 downto 0);
     InstructionBus : out STD_LOGIC_VECTOR (11 downto 0));
```


```
end component;
component Instruction Decoder
  Port (Instruction: in STD_LOGIC_VECTOR (11 downto 0);
     Reg Chk Jmp: in STD LOGIC VECTOR (3 downto 0);
     Load_Sel: out STD_LOGIC;
     Add Sub Sel: out STD LOGIC;
     Jmp Flag: out STD LOGIC;
     Reg_En : out STD_LOGIC_VECTOR (2 downto 0);
     Immediate Val: out STD LOGIC VECTOR (3 downto 0);
     Reg_Sel_1: out STD_LOGIC_VECTOR (2 downto 0);
     Reg_Sel_2 : out STD_LOGIC_VECTOR (2 downto 0);
     Address_Jmp : out STD_LOGIC_VECTOR (2 downto 0));
end component;
component Mux 2 way 4 bit
 Port ( Reg0 : in STD_LOGIC_VECTOR (3 downto 0);
   Reg1: in STD_LOGIC_VECTOR (3 downto 0);
   EN: in STD LOGIC;
   Reg Sel: in STD LOGIC;
   Out_Val : out STD_LOGIC_VECTOR (3 downto 0));
end component;
component Register Bank
 Port (RegIn: in STD_LOGIC_VECTOR (3 downto 0);
     Clk: in STD LOGIC;
     Reset: in STD LOGIC;
     RegSel: in STD_LOGIC_VECTOR (2 downto 0);
     R0: out STD LOGIC VECTOR (3 downto 0);
     R1: out STD_LOGIC_VECTOR (3 downto 0);
     R2 : out STD_LOGIC_VECTOR (3 downto 0);
     R3: out STD LOGIC VECTOR (3 downto 0);
     R4: out STD_LOGIC_VECTOR (3 downto 0);
     R5: out STD LOGIC VECTOR (3 downto 0):
     R6 : out STD_LOGIC_VECTOR (3 downto 0);
     R7: out STD_LOGIC_VECTOR (3 downto 0));
end component;
component Mux_8_way_4_bit
 Port ( Reg0 : in STD_LOGIC_VECTOR (3 downto 0);
     Reg1: in STD_LOGIC_VECTOR (3 downto 0);
     Reg2: in STD LOGIC VECTOR (3 downto 0);
     Reg3: in STD_LOGIC_VECTOR (3 downto 0);
     Reg4: in STD_LOGIC_VECTOR (3 downto 0);
     Reg5: in STD_LOGIC_VECTOR (3 downto 0);
     Reg6: in STD_LOGIC_VECTOR (3 downto 0);
     Reg7: in STD_LOGIC_VECTOR (3 downto 0);
```

```
EN: in STD_LOGIC;
      Reg_Sel: in STD_LOGIC_VECTOR (2 downto 0);
      Out_Val: out STD_LOGIC_VECTOR (3 downto 0));
end component;
component Adder_Subtractor
  Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
      B: in STD LOGIC VECTOR (3 downto 0);
      CalCtrl : in STD_LOGIC;
      C out: out STD LOGIC;
      Overflow: out STD_LOGIC;
      Zero: out STD LOGIC;
      S : out STD_LOGIC_VECTOR (3 downto 0));
end component;
component LUT 16 7
  Port (address: in STD_LOGIC_VECTOR (3 downto 0);
      data: Out STD_LOGIC_VECTOR (6 downto 0));
end component;
  Signal Clk_out : std_logic;
  Signal Ins next, Ins Current, Normal Ins: std logic vector (2 downto 0);
  Signal jump flag, Add Sub Sellect, Load Select: std logic;
  Signal Instruction: std_logic_vector (11 downto 0);
  Signal Immediate_Value, Calculate_value : std_logic_vector (3 downto 0);
  Signal Register_Enable, Num_1_Select, Num_2_Select, Jump_Address: std_logic_vector
(2 downto 0);
  Signal Register save Value, R0,R1,R2,R3,R4,R5,R6,R7: std logic vector (3 downto 0);
  Signal Number1, Number2 : std logic vector (3 downto 0);
  Signal C_out : std_logic; --carry out
begin
Clock :Slow_Clk port map(
         Clk_in => Clk,
         Clk_out => Clk_out);
Number1_select : Mux_8_way_4_bit port map(
         Reg0 \Rightarrow R0,
         Reg1 \Rightarrow R1,
         Reg2 \Rightarrow R2,
         Reg3 \Rightarrow R3,
         Reg4 \Rightarrow R4,
         Reg5 \Rightarrow R5,
         Reg6 \Rightarrow R6,
```

```
Reg7 \Rightarrow R7,
         EN = > '1',
         Reg_Sel => Num_1_Select,
         Out_Val => Number1);
Number2_select : Mux_8_way_4_bit port map(
         Reg0 \Rightarrow R0,
         Reg1 \Rightarrow R1,
         Reg2 \Rightarrow R2,
         Reg3 \Rightarrow R3,
         Reg4 \Rightarrow R4,
         Reg5 \Rightarrow R5,
         Reg6 => R6,
         Reg7 \Rightarrow R7,
         EN = '1',
         Reg_Sel => Num_2_Select,
         Out_Val => Number2);
RegisterBank: Register_Bank port map(
         RegIn => Register save Value,
         Clk => Clk_out,
         Reset => Reset.
         RegSel => Register_Enable,
         R0 => R0.
         R1 => R1,
         R2 => R2,
         R3 => R3,
         R4 => R4,
         R5 => R5,
         R6 => R6,
         R7 => R7);
ALU: Adder_Subtractor port map(
         A => Number 2.
         B \Rightarrow Number 1,
         CalCtrl => Add_Sub_Sellect,
         Overflow => Overflow_Flag,
         Zero => Zero_Flag,
         S => Calculate_value,
         C_out => Carry_Out);
InstructionDecoder: Instruction Decoder port map(
         Instruction => Instruction,
         Reg_Chk_Jmp => Number1 ,
         Load_Sel => Load_Select,
         Add_Sub_Sel => Add_Sub_Sellect,
         Jmp_Flag => jump_flag,
```

```
Reg_En => Register_Enable,
         Immediate_Val => Immediate_Value,
         Reg_Sel_1 => Num_1_Select,
         Reg_Sel_2 => Num_2_Select,
         Address_Jmp => Jump_Address);
Multiplexer_2_way_3_bit: Mux_2_way_3_bit port map(
         Reg0 => Normal ins,
         Reg1 => Jump_Address,
         EN = > '1',
         Reg_Sel => jump_flag,
         Out Val => Ins next);
Multiplexer_2_way_4_bit: Mux_2_way_4_bit port map(
         Reg0 => Calculate_value,
         Reg1 => Immediate_Value,
         EN = > '1',
         Reg_Sel => Load_Select,
         Out_val => Register_save_Value);
Display_7_segment : LUT_16_7 port map(
         address => R7,
         data \Rightarrow SD_7;
Programe_ROM : Prog_ROM port map(
         MemorySelect => Ins_Current,
         InstructionBus => Instruction);
ProgrameCounter: ProgramCounter port map(
         I in=> Ins next,
         Clk => Clk_out,
         Res \Rightarrow Reset,
         I_out => Ins_Current);
Adder_3Bit : Adder_3_bit port map(
         TBA_in => Ins_Current,
         TBA_out => Normal_Ins);
LED \leq R7;
end Behavioral;
```

Schematic diagram of NanoProcessor



# **Timing Diagrams**

#### 1. 4-bit Add/Subtract Unit

#### Simulation code for add/sub unit

```
entity Adder_Subtractor_Sim is
-- port();
end Adder Subtractor Sim;
architecture Behavioral of Adder_Subtractor_Sim is
component Adder_Subtractor
      A: in STD_LOGIC_VECTOR (3 downto 0);
port(
       B: in STD_LOGIC_VECTOR (3 downto 0);
       CalCtrl : in STD_LOGIC;
       C out: out STD LOGIC;
       Overflow: out STD_LOGIC;
       Zero: out STD LOGIC;
       S : out STD_LOGIC_VECTOR (3 downto 0));
end component;
signal A, B: std_logic_vector(3 downto 0);
signal CalCtrl : std_logic;
begin
UUT : Adder_Subtractor port map(
       A \Rightarrow A,
       B \Rightarrow B,
       CalCtrl => CalCtrl,
       C_{out} => C_{out}
       Overflow => Overflow,
       Zero => Zero,
       S \Rightarrow S
Sim: process
begin
       CalCtrl <= '0';
       A(0) \le '1';
       A(1) \le '1';
       A(2) \le '1';
       A(3) \le '0';
       B(0) \le '1';
       B(1) \le '0';
       B(2) \le '0';
       B(3) \le 0';
```

```
wait for 100 ns;
        CalCtrl <= '1';
        A(0) \le '1';
        A(1) \le '1';
        A(2) \le '1';
        A(3) \le '0';
        B(0) \le '1';
        B(1) \le 0';
        B(2) \le '0';
        B(3) \le 0';
        wait for 100 ns;
        CalCtrl <= '1';
        A(0) \le '0';
        A(1) \le '0';
        A(2) \le '0';
        A(3) \le '1';
        B(0) \le 0';
        B(1) \le '1';
        B(2) <= '1';
        B(3) \le '1';
        wait for 100 ns;
        CalCtrl <= '0';
        A(0) \le '1';
        A(1) \le '1';
        A(2) \le '0';
        A(3) \le '1';
        B(0) \le '0';
        B(1) \le '0';
        B(2) \le '1';
        B(3) \le '1';
        wait for 100ns;
end process;
end Behavioral;
```

# Timing diagram of add/sub unit

					287	7.939 ns				
Name	Value	0 ns	100 ns	200 ns	. 1	300 ns	400 ns	500 ns	600 ns	700 ns
> <b>V</b> A[3:0]	8		7	8	$\exists$	b	X		8	b
> ₩ B[3:0]	е		1	e	$\supset$	c	χ		e	c
1₀ CalCtrl	1									
16 C_out	0									
<b>l</b> Overflow	0									
<mark>1₀</mark> Zero	0									
∨ <b>⊌</b> S[3:0]	а	8	6	a	$\overline{}$	7	8	6	a	7
16 [3]	1									
<mark>16</mark> [2]	0									
16 [1]	1									
<b>6</b> [1] <b>8</b> [0]	0				Ī					

### 2. 3-bit Adder

#### Simulation code for 3-bit adder

```
entity Adder_3_bit_sim is
-- Port ();
end Adder_3_bit_sim;
architecture Behavioral of Adder_3_bit_sim is
component Adder_3_bit
port(
  TBA_in: in STD_LOGIC_VECTOR (2 downto 0);
  TBA_out: out STD_LOGIC_VECTOR (2 downto 0));
end component;
signal TBA_in : std_logic_vector(2 downto 0);
signal TBA_out : std_logic_vector(2 downto 0);
begin
uut: Adder_3_bit
port map(
  TBA_in \Rightarrow TBA_in,
  TBA_out => TBA_out);
Process
```

```
Begin

TBA_in <= "011";

wait for 100ns;

TBA_in <= "100";

wait for 100ns;


TBA_in <= "111";

wait;

end process;

end Behavioral;
```

# Timing diagram for 3-bit adder



# 3. 3-bit Program Counter

### Simulation code of 3-bit Program Counter

```
entity ProgramCounter_sim is
-- Port ();
end ProgramCounter_sim;
architecture Behavioral of ProgramCounter_sim is
component ProgramCounter
  Port ( I_in : in STD_LOGIC_VECTOR (2 downto 0);
      Clk: in STD_LOGIC;
      Res: in STD_LOGIC;
      I_out : out STD_LOGIC_VECTOR (2 downto 0));
end component;
component Slow_Clk
  Port (Clk in: in STD LOGIC;
      Clk_out : out STD_LOGIC);
end component;
signal I_in: STD_LOGIC_VECTOR (2 downto 0);
signal Clk, Slow_Clock : std_logic;
signal Res: STD LOGIC:='0';
signal I_out: STD_LOGIC_VECTOR (2 downto 0);
constant clock period: time:= 10ns;
begin
  uut: ProgramCounter
  port map(
    I_in => I_in,
    Clk => Slow Clock,
    Res => Res,
    I_{out} => I_{out};
  SlowClock: Slow_Clk port map(
           Clk_in => Clk,
           Clk out => Slow Clock);
clock_process : process
  begin
    Clk <= '0';
    WAIT for clock_period/2;
    Clk <= '1';
    WAIT for clock_period/2;
  end process;
```

```
Sim :process
begin

L_in <= "101";
wait for 100 ns;


L_in <= "100";
wait for 100 ns;

L_in <= "011";
wait for 100 ns;

Res <= '1';
wait for 100 ns;
Res <= '0';

L_in <= "001";
wait;
end process;
end Behavioral;
```

# Timing diagram of 3-bit Program Counter



# 4. K-way b-bit Multiplexer

We use a decoder and try state buffers for all the k-way b-bit multiplexers. Here we show the time diagram of 8-way 4-bit Multiplexer. Other diagrams are same as this. First, we enter some values to registers of the multiplexer and after that we give different addresses to the multiplexer then the multiplexer gives the correct value in the given register.

#### Simulation code for 8-way 4-bit Multiplexer

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity Mux_8_way_4_bit_Sim is
-- Port ();
end Mux_8_way_4_bit_Sim;
architecture Behavioral of Mux_8_way_4_bit_Sim is
component Mux_8_way_4_bit
  Port ( Reg0 : in STD_LOGIC_VECTOR (3 downto 0);
      Reg1: in STD LOGIC VECTOR (3 downto 0);
      Reg2: in STD_LOGIC_VECTOR (3 downto 0);
      Reg3: in STD_LOGIC_VECTOR (3 downto 0);
      Reg4: in STD_LOGIC_VECTOR (3 downto 0);
      Reg5: in STD_LOGIC_VECTOR (3 downto 0);
      Reg6: in STD_LOGIC_VECTOR (3 downto 0);
      Reg7: in STD_LOGIC_VECTOR (3 downto 0);
      EN: in STD_LOGIC;
      Reg_Sel: in STD_LOGIC_VECTOR (2 downto 0);
      Out_Val: out STD_LOGIC_VECTOR (3 downto 0));
end component;
  Signal EN: std_logic;
  Signal Reg0, Reg1, Reg2, Reg3, Reg4, Reg5, Reg6, Reg7, Out Val: std logic vector(3
downto 0);
  Signal Reg Sel: std logic vector(2 downto 0);
begin
  UUT: Mux_8_way_4_bit port map(
    Reg0 \Rightarrow Reg0,
    Reg1 \Rightarrow Reg1,
    Reg2 \Rightarrow Reg2,
    Reg3 => Reg3,
    Reg4 \Rightarrow Reg4,
    Reg5 \Rightarrow Reg5,
    Reg6 \Rightarrow Reg6,
```

```
Reg7 \Rightarrow Reg7,
    EN \Rightarrow EN,
    Reg_Sel => Reg_Sel,
    Out_Val => Out_Val);
  Sim:process
    begin
       Reg0 <= "1111";
       Reg1 <= "1110";
       Reg2 <= "1101";
       Reg3 <= "1100";
       Reg4 <= "1011";
       Reg5 <= "1010";
       Reg6 <= "1001";
       Reg7 <= "1000";
       EN <= '1';
       Reg_Sel <= "011";
       wait for 100ns;
       Reg_Sel <= "000";
       wait for 100ns;
       Reg_Sel <= "101";
       wait for 100ns;
       Reg_Sel <= "010";
       wait for 100ns;
       Reg_Sel <= "100";
       wait for 100ns;
       Reg_Sel <= "110";
       wait for 100ns;
       Reg_Sel <= "001";
       wait for 100ns;
       Reg_Sel <= "111";
       wait;
    end process;
end Behavioral;
```

### Timing diagram of 8-way 4-bit Multiplexer

				274.264 nd						
Name	Value	0 ns	100 ns	200 ns		300 ns	400 ns	500 ns	600 ns	700 ns
™ EN	1									
> W Reg0[3:0]	f	(					f			
> ₩ Reg1[3:0]	е	(					e			
> ₩ Reg2[3:0]	d	(					d			
> ₩ Reg3[3:0]	c	(					c			
> ₩ Reg4[3:0]	b	(					b			
> ₩ Reg5[3:0]	a	(					a			
> ₩ Reg6[3:0]	9	(					9			
> ₩ Reg7[3:0]	8	(					8			
∨ W Reg_Sel[2:0]	5	3	0	5		2	4	6	1	7
7 [2]	1									
To [1]	0									
<b>7</b> [0]	1									
∨ W Out_Val[3:0]	a	C c	f	a		d	ь	9	e	8
To [3]	1									
<b>1</b> [2]	0									
To [1]	1									
<mark>16</mark> [0]	0									

# 5. Register Bank


#### Simulation code for Register Bank

```
entity Reg_Bank_Sim is
-- Port ();
end Reg_Bank_Sim;
architecture Behavioral of Reg_Bank_Sim is
component Register_Bank
  Port ( RegIn : in STD_LOGIC_VECTOR (3 downto 0);
     Clk: in STD_LOGIC;
     Reset: in STD_LOGIC;
     RegSel: in STD_LOGIC_VECTOR (2 downto 0);
     R0: out STD_LOGIC_VECTOR (3 downto 0);
     R1: out STD_LOGIC_VECTOR (3 downto 0);
     R2: out STD_LOGIC_VECTOR (3 downto 0);
     R3: out STD_LOGIC_VECTOR (3 downto 0);
     R4: out STD_LOGIC_VECTOR (3 downto 0);
     R5: out STD_LOGIC_VECTOR (3 downto 0);
     R6: out STD_LOGIC_VECTOR (3 downto 0);
     R7: out STD_LOGIC_VECTOR (3 downto 0));
 end component;
```

```
signal Clk, Reset : std_logic;
signal RegIn, R0, R1, R2, R3, R4, R5, R6, R7: std_logic_vector(3 downto 0);
signal RegSel : std_logic_vector(2 downto 0);
CONSTANT clock_period : TIME := 10ns;
begin
UUT: Register_Bank
port map(
  RegIn => RegIn,
  Clk => Clk,
  Reset => Reset,
  RegSel => RegSel,
  R0 => R0,
  R1 => R1,
  R2 => R2,
  R3 => R3,
  R4 => R4,
  R5 => R5,
  R6 => R6,
  R7 => R7);
clock_process : PROCESS
    BEGIN
      Clk <= '0';
       WAIT FOR clock_period/2;
      Clk <= '1';
       WAIT FOR clock_period/2;
    END PROCESS;
sim: PROCESS
      BEGIN
         Reset <= '1';
         WAIT FOR 100ns;
         Reset <= '0';
         RegIn \le "0010";
         RegSel <= "000";
         WAIT FOR 100ns;
         RegIn \le "0011";
         RegSel <= "001";
         WAIT FOR 100ns;
         RegIn <= "0100";
         RegSel <= "010";
         WAIT FOR 100ns;
```

```
RegIn <= "0101";
    RegSel <= "011";
    WAIT FOR 100ns;
    RegIn <= "0111";
    RegSel <= "100";
    WAIT FOR 100ns;
    RegIn <= "1000";
    RegSel <= "101";
    WAIT FOR 100ns;
    RegIn <= "1010";
    RegSel <= "110";
    WAIT FOR 100ns;
    RegIn <= "1001";
    RegSel <= "111";
    WAIT;
  END PROCESS;
END Behavioral;
```

### **Timing diagram of Register Bank**



# 6. Program ROM

### **Simulation code for Program ROM**

```
entity Program_ROM_sim is
-- Port ();
end Program_ROM_sim;
architecture Behavioral of Program_ROM_sim is
component Program_ROM
  Port ( MemorySelect : in STD_LOGIC_VECTOR (2 downto 0);
      InstructionBus : out STD_LOGIC_VECTOR (11 downto 0));
end component;
signal MemorySelect: STD_LOGIC_VECTOR (2 downto 0);
signal InstructionBus: STD_LOGIC_VECTOR (2 downto 0);
begin
uut: Program_ROM
  port map(
    MemorySelect => MemorySelect,
    InstructionBus => InstructionBus
  );
sim:process
begin
  MemorySelect <= "100";
  wait for 100ns;
  MemorySelect <= "001";
  wait for 100ns;
  MemorySelect <= "111";
  wait for 100ns;
  MemorySelect <= "011";
  wait;
end process;
end Behavioral;
```

# Timing diagram of Program ROM

Name	Value	0 ns	50 ns	100 ns	150 ns	 200 ns	250 ns	300 ns	350 ns
→ MemorySelect[2:0]	1	/	4	_	1		7		3
6 [2]	0								
<b>16</b> [1]	0								
<b>l</b> o]	1								
∨ <b>™</b> InstructionBus[11:0]	883	3	90	8	83	CI	04	5	00
To [11]	1								
To [10]	0								
<b>l</b> [9]	0								
<b>l</b> [8]	0								
16 [7]	1								
<b>6</b> [6]	0								
<b>16</b> [5]	0								
<b>%</b> [4]	0								
16 [3]	0								
16 [2]	0								
16 [1]	1								
16 [0]	1								

### 7. Instruction Decoder

Instruction Decoder was simulated by giving 4 different instructions to the Instruction Decoder. The instruction providing part of the simulation file is follows.

### Simulation code for Program Instruction Decoder

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Instruction_Decoder_Sim is
-- Port ( );
end Instruction_Decoder_Sim;

architecture Behavioral of Instruction_Decoder_Sim is
component Instruction_Decoder

Port ( Instruction : in STD_LOGIC_VECTOR (11 downto 0);
    Reg_Chk_Jmp : in STD_LOGIC_VECTOR (3 downto 0);
    Load_Sel : out STD_LOGIC;
    Add_Sub_Sel : out STD_LOGIC;
    Jmp_Flag : out STD_LOGIC;
    Reg_En : out STD_LOGIC_VECTOR (2 downto 0);
    Immediate_Val : out STD_LOGIC_VECTOR (3 downto 0);
    Reg_Sel_1 : out STD_LOGIC_VECTOR (2 downto 0);
```

```
Reg_Sel_2 : out STD_LOGIC_VECTOR (2 downto 0);
      Address_Jmp: out STD_LOGIC_VECTOR (2 downto 0));
end component;
  Signal Load_Sel, Add_Sub_Sel, Jmp_Flag: std_logic;
  Signal Reg En, Reg Sel 1, Reg Sel 2, Address Jmp: std logic vector(2 downto 0);
  Signal Reg_Chk_Jmp, Immediate_Val: std_logic_vector(3 downto 0);
  Signal Instruction: std_logic_vector(11 downto 0);
begin
  UUT: Instruction Decoder port map(
    Instruction => Instruction,
    Reg Chk Jmp => Reg Chk Jmp,
    Load Sel => Load Sel,
    Add Sub Sel => Add Sub Sel,
    Jmp_Flag => Jmp_Flag,
    Reg En \Rightarrow Reg En,
    Immediate Val => Immediate Val,
    Reg Sel 1 \Rightarrow Reg Sel 1,
    Reg_Sel_2 \Rightarrow Reg_Sel_2,
    Address Jmp => Address Jmp);
  sim:process
    begin
      --Assembly instruction is
                                         MOVIR4, 6 : R1 < -6
             Instruction <= "101000000110";
             wait for 100ns;
      --Assembly instruction is
                                         MOVIR2, 2; R1 < -2
             Instruction <= "100100000010";
             wait for 100ns;
      --Assembly instruction is
                                         NEG R2
                                                               : R2 < --R2
             Instruction <= "010100000000";
             wait for 100ns:
                                          ADD R4,R2; R4 < -R4 + R2
      --Assembly instruction is
             Instruction <= "001000100000";
             wait for 100ns;
      --Assembly instruction is
                                         JZR R2,7
                                                        ; If R2 = 0 jump to line 7
             Instruction <= "110100000111";
             Reg_Chk_Jmp <= "1110";
             wait for 100ns;
      -- Assembly instruction is
                                                       ; If R0 = 0 jump to line 4
                                         JZR R0.4
             Instruction <= "110000000100";
             Reg Chk Jmp <= "0000";
             wait:
  end process;
end Behavioral;
```

## Timing diagram of Program Instruction Decoder

						175.068 nd							
Name	Value	0 ns	100 ns		200 ns	300 ns	400 ns	500 ns					
✓ W Instruction[11:0]	902	a06	902		500	220	d07	c04					
16 [11]	1												
<mark>1</mark> ₀ [10]	0												
16 [9]	0												
16 [8]	1												
<b>™</b> [7]	0												
<b>16</b> [6]	0												
16 [5]	0												
To [4]	0												
16 [3]	0												
16 [2]	0												
<b>1</b> ₀ [1]	1												
<mark>1</mark> ₀ [0]	0												
> ₩ Reg_Chk_Jmp[3:0]	U			1	J.		e	0					
16 Load_Sel	1												
16 Add_Sub_Sel	0												
16 Jmp_Flag	0												
> ₩ Reg_En[2:0]	2	4			2	4	X	0					
> ₩ Reg_Sel_1[2:0]	2	4			2	4	2	0					
> ₩ Reg_Sel_2[2:0]	0		0			2	X	0					
> V Immediate_Val[3:0]	2	6	2		X	0	7	4					
> W Address_Jmp[2:0]	2	6	2		X	0	7	4					


#### 8. NanoProcessor

# **Simulation Code for NanoProcessor**

```
entity NanoProcessorSim is
-- Port ();
end NanoProcessorSim;
architecture Behavioral of NanoProcessorSim is
component NanoProcessor
  port( Reset : in std_logic;
     Clk: in std_logic;
     Zero_Flag : out std_logic;
     Overflow_Flag : out std_logic;
     Carry_Out : out std_logic;
     LED: out STD_LOGIC_VECTOR (3 downto 0);
     SD_7 : out std_logic_vector( 6 downto 0));
end component;
Signal Reset, Clk, Zero_Flag, Overflow_Flag, Carry_Out: std_logic;
Signal SD_7_display: std_logic_vector (6 downto 0);
Signal LED: std_logic_vector (3 downto 0);
constant clock_period : time := 10ns;
```

```
begin
UUT: NanoProcessor port map(
           Reset => Reset,
           Clk => Clk,
           Zero_Flag => Zero_Flag,
           Overflow_Flag => Overflow_Flag,
           Carry_Out => Carry_Out,
           LED => LED,
           SD_7 => SD_7_display);
clock_process: process
         begin
           Clk <= '0';
           wait for clock_period/2;
           Clk <= '1';
           wait for clock_period/2;
        end process;
Sim: process
    begin
      Reset <= '1';
       wait for 100ns;
      Reset <= '0';
       wait;
  end process;
end Behavioral;
```

# **Timing Diagram of NanoProcessor**



# **Conclusion**

- It is more apt to design the program counter using D flip flops since it needs to reset to 0 when required.
- MUX with tri state buffers are better than traditional MUX due to the reduction of unnecessary connections. At the same time, it makes the code more readable and understandable.
- The heavy usage of wires all around the circuit is mitigated through the usage of 3,4 and 12-bit buses.
- Instruction decoder is the most important component in the project as it stores all the machine language instructions of the processor.

# **Contribution of Members**

As mentioned in the Lab this is a group project then we divide main components between three group members. After creating components, all of us create the Nano Processor by connecting predesigned components together and simulate it. Finally Code the constraint file and generate the bitstream.

1. R.A.N. Sankalana	<ul><li>4 - bit Add/Sub unit</li><li>Register bank</li></ul>
2. M.M. Poorna S. Cooray	<ul><li> 3-bit adder</li><li> 3-bit counter</li><li> Program ROM</li></ul>
3. H.D.S. Vidulanka 4.	<ul><li>Instruction Decoder,</li><li>K-way b-bit mux</li></ul>