
## Erfan Abdoliniafard – Shima Shakouri – Zahra Jenab Mahabadi TFE4141-Assignement 5


Task 1

The microarchitecture for the data path of the design is as follows:



Task 2

If we run the testbench, we can see that the simulation result is as follows:




## Erfan Abdoliniafard – Shima Shakouri – Zahra Jenab Mahabadi TFE4141-Assignement 5

#### Task 3


Both A and B are 128-bit numbers. Therefore, each of them needs 128 flip-flops to be written. Moreover, Y as a result of the add of A and B, is 128 bit and therefore we need another 128 flip-flops to write the result of the adder. Hence, we need 384 flip-flops in total.

If we run the synthesis, we can see that the number of flip-flops in the Datapath is 384 (according to the below picture). Therefore, we have counted the number of flip-flops correctly.




### Task 4

When the timing constrain is set to 5 ns, the negative slack will be added to that time, so the frequency is going to be (1/(5+negative slack)) = 166 MHz. The result of the Implementation is as follows:



Because of the fact that the time we need for the process to be done in each cycle is more than 5ns, the synthesizer will be adopted (increased) so that it will be able to synthesize. Therefore, the operating frequency will be decreased.

To be on the safe side, we choose 10ns as the timing constrain. In that case, we will have positive slack instead of the negative one. The result of the Implementation is as follows:



## Task 5

The critical path happens as we wait and shift the input data every time and after getting all the 256 bits, we finally start doing the addition operation and make the output available every 32 bits.

To improve the design, one possible solution can be starting the addition operation immediately after getting the first 32 bits of the second data (5th 32 bits of the input). This way, we can start adding the first 32 LSBs earlier and putting them on the output signal after being added and we even can use 32bit adder with carry on for that purpose. The overall look of the microarchitecture can be seen in the picture below:

# Erfan Abdoliniafard – Shima Shakouri – Zahra Jenab Mahabadi TFE4141-Assignement 5

**Group Number 12** 

