

CSARCH1 Design Exercise #1
S14 - Group 3

Submitted by:
Homssi, Yazan
Ramos, Aebrahm

Submitted to:
Lovely professor Sir Carlo Adriano

February 12, 2024

If you have noticed some of the results are displayed in **red**, this is because in the “2126” code:

2, 3, and 9 can be represented in two different ways.

- $2 = (0, 0, 1, 0)$ or $(1, 0, 0, 0)$
- $3 = (0, 1, 1, 0)$ or $(1, 1, 0, 0)$
- $9 = (0, 1, 1, 1)$ or $(1, 1, 0, 1)$

The 2 “Don’t Care 😞” results are displayed because they go beyond 9.

- $10 = (1, 0, 1, 1)$
- $11 = (1, 1, 1, 1)$

2. Karnaugh Maps:

In order to get the equations needed to assist us with designing our logic gates in CircuitVerse, we made use of Karnaugh Maps (K-maps) in getting the Sum of Product (SOP), which would then lead us to getting the boolean expression needed for our next part.

Output A:

$W \backslash YZ$	00	01	11	10
00	1	1	1	1
01	0 m4	1	1	1
11	1	1	0 m15	1
10	1	1	0 m11	0 m10

SOP Equation $F(W, X, Y, Z) = \sum m(0, 1, 2, 3, 5, 6, 7, 8, 9, 12, 13, 14)$
 $F = W'X' + W'Z + WY' + XYZ'$

Output B:

$W \backslash YZ$	00	01	11	10
00	1	0 m1	1	1
01	1	1	1	1
11	1	1	0 m15	0 m19
10	1	1	0 m11	1

SOP Equation $F(W, X, Y, Z) = \sum m(0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 13)$
 $F = X'Z' + W'Y + W'X' + WY'$

Output C:

$W \backslash YZ$	00	01	11	10
00	1	1	1	0 m2
01	1	1	1	1
11	1	1	0 m15	1
10	0 m8	1	0 m11	1

SOP Equation $F(W, X, Y, Z) = \sum m(0, 1, 3, 4, 5, 6, 7, 9, 10, 12, 13, 14)$
 $F = XZ' + Y'Z + W'Z + W'Y' + WYZ'$

Output D:

W\X\YZ	00	01	11	10
00	1	1	1	1
01	0 m_4	0 m_5	1	1
11	1	1	0 m_{15}	1
10	1	1	0 m_{11}	0 m_{10}

$$\text{SOP Equation } F(W, X, Y, Z) = \sum m(0, 1, 2, 3, 6, 7, 8, 9, 12, 13, 14)$$

$$F = W'X' + W'Y + WY' + XYZ'$$

Output E:

W\X\YZ	00	01	11	10
00	1	1	1	1
01	0 m_4	0 m_5	0 m_7	0 m_6
11	0 m_{12}	0 m_{13}	0 m_{15}	0 m_{14}
10	1	1	0 m_{11}	0 m_{10}

$$\text{SOP Equation } F(W, X, Y, Z) = \sum m(0, 1, 2, 3, 8, 9)$$

$$F = W'X' + X'Y'$$

Output F:

W\X\YZ	00	01	11	10
00	1	1	1	0 m_2
01	0 m_4	0 m_5	1	0 m_6
11	0 m_{12}	1	0 m_{15}	1
10	0 m_8	1	0 m_{11}	1

$$\text{SOP Equation } F(W, X, Y, Z) = \sum m(0, 1, 3, 7, 9, 10, 13, 14)$$

$$F = W'X'Y' + W'YZ + WX'Z + WYZ'$$

Output G:


W\X\YZ	00	01	11	10
00	0 m_0	1	1	1
01	0 m_4	0 m_5	1	1
11	1	1	0 m_{15}	1
10	1	1	0 m_{11}	1


$$\text{SOP Equation } F(W, X, Y, Z) = \sum m(1, 2, 3, 6, 7, 8, 9, 10, 12, 13, 14)$$

$$F = W'Y + YZ' + WY' + W'X'Z$$

3. Logic Circuit


After getting the equations from the K-Map, we then implemented it in CircuitVerse through logic gates/circuits. The images below show the logic implementation of each output from A to G.






4. Circuit Output

This part of the documentation will serve as proof that our circuit works while following the (2, 1, 2, 6) code digit format.





5. Verilog Test Bench

This part of the documentation serves as proof that the Verilog file of our circuit passes the autochecker. As seen in the image below, our .vvp file has outputted the same result as the one written as a comment on the test bench file given by the instructor. In addition, the waveform of our circuit can be seen in the image below the table. This waveform was produced or visualized through the use of GTK Wave. Producing the vcd file for GTK Wave required the modification of the test bench to add “\$dumpfile("de1_S14_G3.vcd");” and “\$dumpvars(0, TestBench);”

[illegible]

Actual Output	Expected Output
