CPU Time=CPU Clock Cycles * Clock Cycle Time= CPU Clock Cycles / Clock Rate Clock rate = Clock cycles / CPU time

Clock cycles = instruction count x cycle per instruction = (instruction count * CPI) / Clock Rate

Clock Cycles = $\sum_{i=1}^{n} CPI_{i*}$ Instruction Count_i

A[5] = h + A[3]

w \$t0, 12(\$s3) # load word add \$t0, \$s2, \$t0 sw_\$t0, 20(\$s3) # store word



OP	RS	RT	RD	SHAMT	FUNCT
6	5	5	5	5	6

Jump also in I-format

beg and bne

OP	RS	RT	CONSTANT/ADDRESS
6	5	5	16

0	0000	4	0100	8	1000	С	1100
1	0001	5	0101	9	1001	d	1101
2	0010	6	0110	a	1010	е	1110
3	0011	7	0111	b	1011	f	1111

正的到负的要记得专为相反的 再加-

fact:	
addi \$sp, \$sp, -8	#
sw \$ra, 4(\$sp)	#

adjust stack for 2 items save return address sw \$a0, 0(\$sp) # save argument

int fact (int n) if (n < 1) return 1;
else return n * fact(n - 1);</pre> Argument n in \$a0 Result in \$v0

slti \$t0, \$a0, 1 beg_\$t0, \$zero, L1

addi \$v0, \$zero, 1 # if so, result is 1 addi \$sp, \$sp, 8 # pop 2 items from stack jr \$ra. # and return

test for n < 1

L1:

addi \$a0, \$a0, -1 # else decrement n jal_fact # recursive call w \$a0, 0(\$sp) # restore original n # and return address lw \$ra, 4(\$sp) addi \$5p, \$5p, 8 # pop 2 items from staci mul_\$v0, \$a0, \$v0 # multiply to get result ir \$ra # and return # pop 2 items from stack

|b toff(b) #\$t <- Sign-extended byte |bu toff(b) #\$t <- Zero-extended byte |sb toff(b) #The byte at off+b <- low-order # byte from register \$t.

t.off(b) # St <- Sign-extended halfword

|hu toff(b) #\$t <- zero-extended halfword sh toff(b) #Halfword at off+b <- low-order #two bytes from \$t.

Juj Copies 16-bit constant to left 16 bits of rt and Clears right 16 bits of rt to 0

Dynamic linking ... Requires procedure code to be relocatable & Automatically picks up new

swap: sllt_1.$a_1,2 $$t_1=k*4$ add $$t_1, $a_0, $t_1 $$t_1 = v+(k*4) $$\#_(address of v[k])$$

\w \$t0, 0(\$t1) # \$t0 (temp) = v[k] \w \$t2, 4(\$t1) # \$t2 = v[k+1] \sw \$t2, 0(\$t1) # v[k] = \$t2 (v[k+1])


sw \$t0, 4(\$t1) # v[k+1] = \$t0 (temp) ir \$ra # return to calling routine


chapter 3 a)

■ NOR: is a 0 if either operand is a 1

■ NAND: is a 0 only if both operands are 1

■ XOR: is a 1 if the operands are different







To compute slt A B:


subtract B from A (set binyert and the LS Carry In to 1)
Result for all 1-bit ALUs except the LS should always be 0

Result for the LS 1-bit ALU should be the result bit from the MS 1-bit ALU LS: Least significant (rightmost) MS: Most significant (leftmost)




Operation	Operand A	Operand B	overflov	
X =A+ B	A≥0	B≥0	X <0	
X =A+ B	A<0	B<0	X≥0	
X=A-B	A≥0	B <0	X <0	
X=A-B	A<0	B≥0	X≥0	






div \$a0, \$a1

- mfhi \$a2 # reminder to \$a2
- mflo \$v0 # quotient to \$v0





$x = (-1)^S \times (1 + Fraction) \times 2^{(Exponent-Bias)}$

- S: sign bit (0 \Rightarrow non-negative, 1 \Rightarrow negative)
- Normalized significand: 1.0 ≤ |significand| < 2.0 Always has a leading pre-binary-point 1 bit, so no need to represent it explicitly (hidden bit)
 Significand is Fraction with the "1." restored
- Exponent: actual exponent + Bias
 - Ensures exponent is unsigned
 - Single: Bias = 127; Double: Bias = 1023

Single precision 32 bit ... 6 decimal digits Double precision 64 bit ... 16 decimal digits


Binary ... dividing right ... multiplying left


Single- and double-precision comparison e.g. c.xx.s, c.xx.d (xx is eq, lt, le, ...) with bclt && bclf

- C code: float f2c (float fahr) {
 return ((5.0/9.0)*(fahr - 32.0));
- fahr in \$f12, result in \$f0, literals in global memory space
- Compiled MIPS code:

Compiled MLT3 code.

f2c: lwc1 \$f16, const5(\$gp)
lwc1 \$f18, const9(\$gp)
div.s \$f16, \$f16, \$f18
lwc1 \$f18, const32(\$gp)
sub.s \$f18, \$f12, \$f18
mul.s \$f0, \$f16, \$f18 mul.s \$f0, jr \$ra





chapter 4 b)

lw \$1, addr ... MEM add \$4, \$5, \$6 ... EX beg stalled beg \$1, \$4, target ...pointing to ID

lw \$1, addr ... MEM beg stalled beg stalled beg \$1, \$0, target... pointing to ID

2: Branch Target Buffer (BTB)

Cache that stores: the PCs of branches the predicted target address branch prediction bits

Accessed by PC address in fetch stage if hit: address was for this branch instruction fetch the target instruction if prediction bits say taken PC of fetcher



No branch delay if: branch found in BTB prediction is correct (assume BTB update is done in the next cycles)

A single prediction bit does not work well with loops

mispredicts the first & last iterations of a nested loop

Two-bit branch prediction for loops

Algorithm: have to be wrong twice before the prediction is changed





Exception ... CPU ... division by zero and undefined ... system control coprocessor ... save PC o offending ... mips_for Exception Program Counter Eg, add \$1, \$2, \$1

- Flush add and subsequent instructions
- Set Cause and EPC register values
 Transfer control to handler
 Interrupt ... I/O controller ... keyboard

Multiple exception ... overlap ... flush subsequent instruction & precise exception

Imprecise exceptions ... stop & handler
Instruction-level parallelism ... delper pipeline (shorter clock cycle) & multiple issue (static ... made by the compiler before execution ... issue packets & dynamic... during execution by the





TLB translation and Cache lookup at the same time

- Use virtual page bits to index the TLB
- Use page offset bits to index the cache
 TLB → Physical Page

 Cache → Physical Tag Physical Page = Physical Tag → Cache hit!

Fast: look in the TLB at the same time as the

Safe: Cache hit only on PA match

But, can only use non-translated bits to index cache (limit on how large the cache can be)

Quiz summary

当新建 array 的时候在 heap 上, function 传入的时候要加& (地址传入) Echo \$? Last process call

\$sp, \$sp, -12 \$s0, 8(\$sp) addi SW 4(\$sp) SW \$s2, 0(\$sp)


0 successfully 1 unsuccessful

\$ra, 0(\$sp) addi \$sp, \$sp, 4

For memory operations on full words, an address aligned to the word boundary (i.e., divisible by 0x04) is required. The instruction in question attempts to access memory specifying the effective address which ends in 0x01, i.e., which is not aligned.

Least significant right-most Most significant left-most

Functionally complete set Except XOR AND OR



Chapter 5 a) & b)

Recently disk to DRAM MORE recently DRAM to SRAM

Write-Through

Cache immediately writes modified block to memory ... write buffer

Write-back (VM)

先写到 cache, writes back to memory when the block is evicted ... dirty bit

Miss:

Write allocation

Read block into the cache, update the copy in the cache

stall cycles = (num of reads / num of program) * read miss rate * read miss penalty stall cycles = (num of writes / num of program) * write miss rate * write miss penalty + write buffer stalls

AMAT = Hit time + Miss rate × Miss penalty Miss penalty = access time / (1/clock rate)

Page fault ... LRU ... reference bit set to 1 -> periodically cleared to 0 -> reference bit to 1 (not used recently)

Compulsory misses (aka cold start misses)

First access to a block

Capacity misses

Due to finite cache size

A replaced block is later accessed again. Conflict misses (aka collision misses)

In a non-fully associative cache

Due to competition for entries in a set

Would not occur in a fully associative cache of the same total size

<u>Cache Coherence Protocols</u> Migration of data to local caches

o Reduces bandwidth for shared memory

Replication of read-shared data

Reduces contention for access

Snooping

Writes broadcast on shared bus

Directory-based

o Each block assigned an ordering point

Use C system calls:

- void *malloc(size_t size) returns a pointer to a chunk of memory which is the size in bytes requested
- void *calloc(size_t nmemb, size_t size) same as malloc but puts zeros in all bytes and asks for the number of elements and size of an element.
- void <u>free(void *ptr)</u> deallocates a chunk of memory. Acts much like the delete operator.
- void *realloc(void *ptr, size_t size) changes the size of the memory chunk pointed to by ptr to size bytes.

~ current directory

Absolute path starting with /

- -ls lists file names (like DOS dir command).
- -who lists users currently logged in.
- -date shows the current time and date.
- -pwd print working directory

for current ... for parent

df: shows what disk holds a directory.

cp [options] source dest //copy

rm [options] names... //remove

- when the file was last changed: Is -I
- when the file was created*: Is -lc - when the file was last accessed: is -ul
- Files:

-r: allowed to read.

- -w: allowed to write.
- -x: allowed to execute
- · Directories:
- -r: allowed to see the names of the files.
- –w: allowed to add and remove files.
- x: allowed to enter the directory

Chmod [ugoa][+-=][rwx] file

Is * //all files and sub files ... Is -al \$HOME

- Is -al * // including the directory
- Is a // starting with a Is *b // ending with b
- &> print and sent errors

F = ABC + ABC + ABC + ABC