

CprE 381, Computer Organization and Assembly Level Programming

Lab 1 Report

Student Name Shivansh Patel

Submit a typeset pdf version of this on Canvas by the due date. Refer to the highlighted language in the lab document for the context of the following questions.

[Part 1.c] **Think of three more cases and record them in your lab report.**

- Initialize a weight value register by setting iW to the desired value of 5 and $iLdW$ to 1 prior to a positive edge of the clock and holding them until after the positive edge of the clock.
- I expect the intermediate internal signal, s_W , to take on my new value of 5 at the positive edge of the clock. The value of s_W prior to the clock edge may be anything since this is an initialization. I expect that s_W will not change unless I assert $iLdW$ to 1 across a positive edge of the clock while iW is a different value. Case 2: Perform one MAC operation with average-case values
- With the above weight initialization to 5, I set the activation input, iX , to 10 and the partial sum input, iY , to 2. I make sure the weight is not changed by setting $iLdW$ to 0.
- I expect that, after two positive edges of the clock (i.e., two cycles), the activation output, oX , will be 3 and the partial sum output, oY will be $52=5*10+2$

iW set to 2, $iLdW$ set to 1 for one clock cycle.

s_W is set to 2 to store the value of iW .

iX is then set to 2 and iY is set to 8 and we now set $iLdW$ to 0 to make sure that s_W does not change values

in the next clock cycle we store the value of iX in s_X1 and we multiply iX and s_W to get a value of 4 which we then add to the value of s_Y1 to get the output oY of 12 and oX of 2.

iW set to 4, $iLdW$ set to 1 for one clock cycle.

s_W is set to 4 to store the value of iW .

iX is then set to 4 and iY is set to 2 and we now set $iLdW$ to 0 to make sure that s_W does not change values

in the next clock cycle we store the value of iX in s_X1 and we multiply iX and s_W to get a value of 16 which we then add to the value of s_Y1 to get the output oY of 18 and oX of 4.

[Part 1.e] **For labels 1, 7, 22, and 28, specify where (VHDL file and line number) these values are located – some will be found in more than one place. Also attempt to explain the functionality of each label as it occurs in the code**

(1) is the entity name of


the multiplier module, which is defined as an entity on Line 23 of TPU_MV_Element.vhd and defined on Line 35. This is used to declare the entity's name and establish the component.

(7) is adder module used in the MAC system, which is defined as an entity on Line 26 of Adder.vhd and instantiated on line 117 of TPU_MV_Element.vhd. For this specific instance of the adder module, the output oY is connected to a signal called oC on line 121 of TPU_MV_Element.vhd.

(22) is the oQ output of weight module which is defined as an output integer on line 31 of RegLD.vhd and called on line 82 of TPU_MV_Element.vhd. For this specific instance of the oQ output, the output stores the value of iW to prevent it from being changed during the process.


(28) is the iD input of the delay3 module, which is defined as an in integer on line 29 of Reg.vhd and called on line 114 of TPU_MV_Element.vhd. For this specific instance of the iD input, the input holds the value o s_X1 through a clock cycle to output oX.

[Part 1.g.v] In your lab report, include a screenshot of the waveform. Describe, in plain English, any differences between what you expected and what the simulation showed.



One discrepancy in what I expected versus what actually happened was the difference between the oY output and the expected result. Using iX, iW, and iY values of 3 A and 19, you would expect a value of 49: $3 \times 10 + 19$. However, our output y results in a value of 21.

[Part 1.h] In your lab report, include a screenshot of the waveform. Describe, in plain English, how your waveform matches the expected result (e.g., reference the specific cycles and times). In your submission zip file, provide the completed TPU_MV_Element.vhd file in a folder called 'MAC'.



[Part 3.a] Draw the truth table, Boolean equation, and Boolean circuit equivalent (using only two-input gates) that implements a 2:1 mux. Include this in your lab report.

[Part 3.d] In your lab report, include a screenshot of the waveform. Make sure to label the screenshot with which module it is testing.

[Part 3.e] Again, in your lab report, include a labeled screenshot of the waveform showing the dataflow mux implementation working.

In this solution, I fixed the discrepancy through checking the delayed values of iX through iY. After fixing this delay, I got the expected value of 55 and 3 for oY and oX.

[Part 4] Include a waveform screenshot and corresponding description demonstrating it is working correctly.

[Part 5.b] Include a waveform screenshot and description in your lab report.

[Part 6.a] A full adder takes three single-bit inputs and produces two single-bit outputs – a sum and carry for the addition of the three input bits. Draw the truth table, Boolean equation, and Boolean circuit equivalent (using only two-input gates) that implements a 1-bit full adder. Include this in your report.

[Part 6.c] Then draw a schematic of the intended design, including inputs and outputs and at least the 0, 1, N-2, and N-1 stages. Include this in your report.

[Part 6.d] Include an annotated waveform screenshot in your write-up.

[Part 7.a] Draw a schematic (don't use a schematic capture tool) showing how an N-bit adder/subtractor with control can be implemented using only the three main components designed in earlier parts of this lab (i.e., the N-bit inverter, N-bit 2:1 mux, and N-bit adder). How is the 'nAdd_Sub' bit used? Include this in your report.

[Part 7.c] Provide multiple waveform screenshots in your write-up to confirm that this component is working correctly. What test-cases did you include and why?