

Lab 11

Name: Shiva Kumar

Enrollment No: 92307133056


CO1: Develop fundamentals in fabrication of MOSFETs and MOS transistor

CO2: Analyze MOS inverters with its static and switching characteristics


CO3: Analyze Combinational and Sequential MOS logic circuit

Experiment 11: To draw the layout of RS-latch using CMOS and simulate the design

Circuit:



Output Waveform



Conclusion:-

The RS-latch design and simulation using CMOS technology was successfully implemented, demonstrating a thorough understanding of VLSI design and sequential logic. The experiment verified the expected behavior of the RS-latch, confirming its ability to store and hold its state based on inputs.