


Lab 13


Name: Shiva Kumar

Enrollment No: 92301733056

CO1: Develop fundamentals in fabrication of MOSFETs and MOS transistor CO2: Analyze MOS inverters with its static and switching characteristics CO3: Analyze Combinational and Sequential MOS logic circuit

Experiment 13: To draw the layout of D Flip-flop using CMOS and simulate the design Circuit:





Conclusion:- in this experiment I observed that, When the **clock signal is enabled**, the output **Q** follows the input **D**, demonstrating correct data storage and transfer. When the **clock is disabled**, the flip-flop retains its previous state, functioning as a **memory element**. The CMOS implementation ensures **low power consumption** and **high noise immunity**, making it suitable for digital logic applications.