

Analog Circuits EE301 PROJECT REPORT

NAME: MEDURI SHIVA SAI TEJA


<u>ENTRYNO</u>: 2022EEB1191

COURSE INSTRUCTOR: Dr. Mahendra Sakare


<u>OBJECTIVE:</u> Design of cascode amplifier and cascode current mirror in schematic and layout using LTspice or Cadence and Magic/Cadence tools in 180nm (supply 1.8V) technology and only schematic of cascode amplifier, beta multiplier and cascode current mirror in 22nm (supply 0.8V) technology node to see the effect of lowering the technology node.

LTSPICE SCHEMATICS:


FOR 180nm txt file:



BETA MULTIPLIER




CASCODE CURRENT MIRROR




CASCODE AMPLIFIER


OUTPUT WAVEFORMS:



VOUT



Vbias1,Vbias2,Vbias3




GAIN FREQUENCY RESPONSE

Calculations:

The following calculations were done to find W/L ratio for Cascode Amplifier.


```
M3 NMOS: -
   Vd=0.40, Vs=0.2V 0.22 Vbias-0.2-0.51
               Ubiasz 2 0.91
   Id is same for all Morfets because of saturation
        Id = + lencox w x (vov) (1+2 vos)
        Id = 1,0350.8 x 14 x 4.29) x (0.2) (1+0.018)
           =) 30.622 MA
As current is Same for P MOS as well
        ID = = 1 up cox x(10) vov (1+2 vos)
       30.622 = 1 x71.2x0.04 x1.018 x (2)
               ( ) Pmor = 21.1864
  Power Dissipation = VODXED=) 1.8×30.6224
                           =) 0,055/mW
Pmos:-
VSdZ Vsg-[V+np]
          VS=1.6V Vd=1.4V
         0.27 1.6 - Vbiasz -0.51
             Vbiasa Z0.89 V
JosM, VS=1.8V, Vd=1.6
      VSd = 0.2 0.2 2 1.8 - V bas, -0.51
```


Simulation Results and Theoretical Values For 180nm:




22 nm Technology:

BETA MULTIPLIER






CASCODE CURRENT MIRROR



CASCODE AMPLIFIER


Output:



Vbias123



Frequency response



Vout

CALCULATIONS:

For 22nm: AU=20, UPD=0.8V, CL=1PF | U+n = 0.30, upcox = SOMA/U2, Unca=1004/ VOV 20,2V assume fp=2.8 MHz Row = 1 = 56841.051 210 fpce = 20 ×2.8 ×106 ×10-12 Av=9mRowd 9m=20 =0.0003S18S gm= Uncox Wy Vov (W) = 0.000 3518 = 17.55 [(= 17.55) Current Ip = 1 x100 x 10-6 x 17.55 x0-04 = 3.51 × 10-6 => 35.1MA Same current in both Pmos & Nmos (saturation) 35.1 × 10 = 1 × 50× 10 6× (2) 1 × 0.04 (W) PMOS = 3501×10-6×2 50×0.04×10-6 -) Powerdissipation: - VOO X ID -) 0.8 x35.14 => 0.028 mW

Simulation Results and Theoretical Values For 22nm:

For 22mm:

Theoretical values

Voiasp

Voias, 20.3V

Voias, 20.1V

Voias, 20.1V

Voias, 20.7V

AV

AV

AV

AV

Solution

Jouen


Dissipation

20.024 mW


O.024 mW

O.024 mW

Magic Layout (for 180nm Technology):



Cascode Current Mirror



Cascode amplifier

specifications Required:

- Gain: The desired gain is 20log(20) dB, equating to 26 dB. The simulations achieved a gain of 21.5dB for 180nm technology and 23.03 dB for 22nm technology.
- Power Dissipation: The target is under 5mW, with simulated values of 0.0504mW for 180nm technology and 0.024mW for 22nm technology.

- Unity Gain Bandwidth (UGB): The requirement is greater than 500KHz, with achieved UGB values of 25 MHz for 180nm and 270 MHz for 22nm technology.
- Frequency Response: Both simulations exhibit a low-pass filter response.

Differences Observed between 180nm and 22nm Technology:

- Generally, all Vbias values are lower in 22nm technology, resulting in lower power consumption compared to 180nm technology.
- The Unity Gain Bandwidth (UGB) and, therefore, the cutoff frequency, are higher for 22nm technology.
- Due to their smaller size (approximately 8 times smaller than 180nm), 22nm MOSFETs can be placed closer together in the layout, allowing more transistors to fit on a single chip, which enhances performance.
- However, the smaller size of 22nm MOSFETs makes layout design more challenging, potentially increasing production costs.

Conclusion:

In this study, we simulated the Beta Multiplier, Cascode Current Mirror, and Cascode Amplifier using both 180nm and 22nm technology nodes in LTspice. The simulation outcomes closely matched theoretical predictions, meeting all specified performance requirements. Additionally, we designed the layouts for the Cascode Current Mirror and Cascode Amplifier using the Magic layout tool, focusing on the 180nm technology.

Finally, a comparative analysis was conducted between the 180nm and 22nm technologies based on LTspice simulation results and Magic layout designs. This comparison highlighted the performance variations and layout considerations inherent in each technology.