



Analog Circuits EE301
PROJECT REPORT

NAME: MEDURI SHIVA SAI TEJA


ENTRYNO: 2022EEB1191

COURSE INSTRUCTOR: Dr. Mahendra Sakare


OBJECTIVE: Design of cascode amplifier and cascode current mirror in schematic and layout using LTspice or Cadence and Magic/Cadence tools in 180nm (supply 1.8V) technology and only schematic of cascode amplifier, beta multiplier and cascode current mirror in 22nm (supply 0.8V) technology node to see the effect of lowering the technology node.

LTSPICE SCHEMATICS:


FOR 180nm txt file:



BETA MULTIPLIER




CASCODE CURRENT MIRROR




CASCODE AMPLIFIER


OUTPUT WAVEFORMS:



VOUT



Vbias1,Vbias2,Vbias3



GAIN FREQUENCY RESPONSE

Calculations:

The following calculations were done to find W/L ratio for Cascode Amplifier.

$$\mu_{pcox} = 71.2 \mu A/V^2 \quad \text{gain}(A_v) = 20 \quad V_{DD} = 1.8V$$

$$\mu_{ncox} = 350.8 \mu A/V^2 \quad \text{load capacitance (Cv)} = 1pF \quad \lambda = 0.09$$

$$V_{th} = 0.5V$$

Calculation: (for 180nm)

$$f_p = \frac{1}{2\pi R_{out} C}$$

$$(\text{Suitable gain} = 20 \log_{10} 20 \approx 26dB)$$

$$R_{out} = \frac{1}{2\pi f_p C}$$

$$\text{Assume } f_p = 2.4 \text{ MHz} \quad R_{out} = \frac{1}{2\pi \times 2.4 \times 10^6 \times 10^{-12}} = 66,314.5 \Omega$$

$$g_m = A_v / R_{out}$$

By considering All mosfets at saturation)

$$g_m = \frac{A_v}{R_{out}} = \frac{20}{66314.5} \Rightarrow 0.0003015 S$$

$$g_m = \mu_{ncox} \frac{W}{L} V_{ov}$$

$$0.0003015 = 350.8 \times \frac{W}{L} \times 10^{-6} \times 0.2$$

$$\left(\frac{W}{L}\right)_{nmos} = 4.297$$


assume drop of 0.2V on each mosfet

$$V_{DS} \geq V_{GS} - V_{th} \text{ (saturation)}$$

$$V_d = 0.2, V_s = 0, V_{ds} = 0.2V$$

$$0.2 \geq V_s - V_{th}$$

$$V_s \leq 0.7V \quad \text{indicates input sine wave of input is } 0.7V$$



M3 NMOS :-

$$V_d = 0.4V, V_s = 0.2V \quad 0.2 \geq V_{bias3} - 0.2 - 0.5V$$

$$V_{bias3} \leq 0.9V$$

I_d is same for all MOSFETs because of saturation

$$I_d = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} \times (V_{ov})^2 (1 + \lambda V_{DS})$$

$$I_d = \frac{1}{2} \times 350 \times 8 \times \frac{\mu A}{V^2} \times 4.297 \times (0.2)^2 (1 + 0.018)$$

$$\Rightarrow 30.622 \mu A$$

As current is same for PMOS as well

$$I_D = \frac{1}{2} \mu_p C_{ox} \times \left(\frac{W}{L}\right)' V_{ov}^2 (1 + \lambda V_{DS})$$

$$30.622 = \frac{1}{2} \times 71.2 \times 0.04 \times 1.018 \times \left(\frac{W}{L}\right)'$$

$$\left(\frac{W}{L}\right)' P_{mos} = 21.1864$$

$$\text{Power Dissipation} = V_{DD} \times I_D \Rightarrow 1.8 \times 30.622 \mu A$$

$$\Rightarrow 0.0551 mW$$

PMOS :-

$$V_{SD} \geq V_{SG} - |V_{thp}|$$

$$V_S = 1.6V \quad V_D = 1.4V$$

$$0.2 \geq 1.6 - V_{bias2} - 0.5V$$

$$\boxed{V_{bias2} \geq 0.89V}$$

For M1, $V_S = 1.8V, V_D = 1.6V$

$$V_{SD} = 0.2 \quad 0.2 \geq 1.8 - V_{bias1} - 0.5V$$

$$\boxed{V_{bias1} \geq 1.09V}$$

Simulation Results and Theoretical Values For 180nm:

For 180nm

Theoretical Values

V_{biasp}

$V_{bias1} \geq 1.1V$

$V_{bias2} \geq 0.9V$

$V_{bias3} \leq 0.9V$

$A_v \approx 26dB$

$I_D = 622\mu A$

$UGB > 500KHz$

Power Dissipation $< 5mW$
 $= 0.0551mW$

Simulation Results

$1.223V$

$1.12V$

$0.91V$

$0.864V$

$21.5dB$


$28\mu A$


$25MHz$

$0.0504mW$
 $(28\mu \times 1.8)$


22 nm Technology:

BETA MULTIPLIER






CASCODE CURRENT MIRROR




CASCODE AMPLIFIER


Output :



Vbias123



Frequency response



Vout

CALCULATIONS:

For 22nm:-

$$A_V = 20, \quad V_{DD} = 0.8V, \quad C_L = 1pF$$

$$|V_{th}| = 0.3V, \quad \mu_{pcox} = 50 \mu A/V^2, \quad \mu_{ncox} = 100 \mu A/V^2$$

$$V_{OV} = 0.2V$$

$$\text{assume } f_p = 2.8 \text{ MHz}$$

$$R_{out} = \frac{1}{20 f_p C_L} = \frac{1}{20 \times 2.8 \times 10^6 \times 10^{-12}} = 56841.05 \Omega$$

$$A_V = g_m R_{out} \quad g_m = \frac{20}{56841.05} = 0.00035185$$

$$g_m = \mu_{ncox} \frac{W}{L} V_{OV}$$

$$\left(\frac{W}{L} \right) = \frac{0.0003518}{0.2 \times 100 \times 10^{-6}} = 17.55$$

$$\boxed{\left(\frac{W}{L} \right)_{Nmos} = 17.55}$$

$$\text{Current } I_D = \frac{1}{2} \times 100 \times 10^{-6} \times 17.55 \times 0.04$$
$$= 3.51 \times 10^{-6} \Rightarrow 35.1 \mu A$$

Same current in both Pmos & Nmos (saturation)

$$35.1 \times 10^{-6} = \frac{1}{2} \times 50 \times 10^{-6} \times \left(\frac{W}{L} \right)^2 \times 0.04$$

$$\left(\frac{W}{L} \right)_{Pmos} = \frac{35.1 \times 10^{-6} \times 2}{50 \times 0.04 \times 10^{-6}}$$
$$= 35.1$$

$$\Rightarrow \text{Power dissipation} = - V_{DD} \times I_D \Rightarrow 0.8 \times 35.1 \mu$$
$$\Rightarrow \boxed{0.028 \text{ mW}}$$

$$\left(\frac{W}{L}\right)_{NMOS} = 17.55 \quad \& \quad \left(\frac{W}{L}\right)_{PMOS} = 35.1$$

Saturation condn:-

for M4:-

$$V_S = 0 \quad V_{DS} = 200mV$$

$$0.2 \geq V_{GS} - V_{th}$$

$$\boxed{V_S \leq 0.5V}$$


For M3

$$V_D = 400mV, V_S = 200mV$$

$$V_{DS} = 200mV$$

$$V_{DS} > V_{GS} - V_{th} \Rightarrow 200 \geq V_{bias3} - 0.2 - 0.3$$

$$\boxed{V_{bias3} \leq 0.7V}$$



For M2 PMOS:- $V_{DS} \leq V_{GS} - V_{th}$

$$V_{SD} \geq V_{SG} - |V_{thp}|$$

$$0.2 \geq 0.6 - V_{bias2} - 0.3$$

$$\boxed{V_{bias2} \geq 0.1V}$$

For M1 :- $V_{SD} \geq V_{SG} - |V_{thp}|$

$$0.2 \geq 0.8 - V_{bias1} - 0.3$$


$$V_{bias1} \geq 0.3V$$

Simulation Results and Theoretical Values For 22nm:


For 22nm:-

<u>Theoretical values</u>		<u>Simulation Results</u>
V_{biasP}		0.24847 V
V_{bias1}	$\geq 0.3V$	0.243053 V
V_{bias2}	$\geq 0.1V$	0.274505 V
V_{bias3}	$\leq 0.7V$	0.604538 V
A_V	$\approx 26dB$	23.03 dB
I_D	35.1 μA	30 μA
U_{GB}	$> 500kHz$	270 MHz
Power Dissipation	$< 5mW$ $> 0.028mW$	0.024 mW

Magic Layout (for 180nm Technology):



Cascode Current Mirror



Cascode amplifier

specifications Required:

- Gain: The desired gain is $20\log(20)$ dB, equating to 26 dB. The simulations achieved a gain of 21.5dB for 180nm technology and 23.03 dB for 22nm technology.
- Power Dissipation: The target is under 5mW, with simulated values of 0.0504mW for 180nm technology and 0.024mW for 22nm technology.

- Unity Gain Bandwidth (UGB): The requirement is greater than 500KHz, with achieved UGB values of 25 MHz for 180nm and 270 MHz for 22nm technology.
- Frequency Response: Both simulations exhibit a low-pass filter response.

Differences Observed between 180nm and 22nm Technology:

- Generally, all Vbias values are lower in 22nm technology, resulting in lower power consumption compared to 180nm technology.
- The Unity Gain Bandwidth (UGB) and, therefore, the cutoff frequency, are higher for 22nm technology.
- Due to their smaller size (approximately 8 times smaller than 180nm), 22nm MOSFETs can be placed closer together in the layout, allowing more transistors to fit on a single chip, which enhances performance.
- However, the smaller size of 22nm MOSFETs makes layout design more challenging, potentially increasing production costs.

Conclusion:

In this study, we simulated the Beta Multiplier, Cascode Current Mirror, and Cascode Amplifier using both 180nm and 22nm technology nodes in LTspice. The simulation outcomes closely matched theoretical predictions, meeting all specified performance requirements. Additionally, we designed the layouts for the Cascode Current Mirror and Cascode Amplifier using the Magic layout tool, focusing on the 180nm technology.

Finally, a comparative analysis was conducted between the 180nm and 22nm technologies based on LTspice simulation results and Magic layout designs. This comparison highlighted the performance variations and layout considerations inherent in each technology.

