CHAPTER 1: INTRODUCTION

VLSI stands for Very Large-Scale Integration. VLSI circuits refer to integrated circuits (ICs) that contain a large number of transistors and other electronic components on a single chip. These circuits are designed using VLSI technology, which allows for the integration of millions or even billions of transistors on a single chip.

VLSI circuits are used in a wide range of electronic devices, including microprocessors, memory chips, digital signal processors, and application-specific integrated circuits (ASICs). They are essential for the development of advanced computing systems, communication devices, consumer electronics, and many other applications.

The design and implementation of low-power VLSI (Very Large Scale Integration) circuits is a critical aspect of modern semiconductor technology. With the increasing demand for portable devices and the need to reduce energy consumption in electronic systems, low-power design techniques have become essential.

Low-power VLSI design focuses on minimizing power consumption while maintaining the desired functionality and performance of the circuit. It involves various strategies and methodologies to reduce both dynamic and static power components.

When designing low power VLSI circuits, several challenges may arise. Here are some common problems that engineers face:

Power Dissipation

Performance Trade-offs

Design Complexity

Design Verification

Design for Manufacturability

Design Tools and Methodologies

System-Level Optimization

Power Delivery

Key considerations and techniques used in the design and implementation of low-power VLSI circuits:

1. Power Optimization Techniques: Various techniques can be employed to optimize power consumption in VLSI circuits. Some common techniques include:

- Clock Gating
- Multi-Voltage Design
- Power Gating
- retention with Power Gating

2. Circuit Design Techniques: Low-power VLSI circuit design involves several techniques to minimize power consumption at the circuit level. Some commonly used techniques include:

- Use of Low-Power Logic Styles
- Minimizing Capacitive Loads
- Pipelining and Parallelism

3. Power Analysis and Optimization Tools: Various software tools are available to analyze and optimize power consumption in VLSI circuits. These tools can help identify power-hungry areas in a design and suggest optimizations to reduce power consumption. Some popular power analysis and optimization tools include PowerArtist, PrimeTime, and RedHawk.

4. Verification and Testing: Thorough verification and testing are essential to ensure the correct functionality and power efficiency of low-power VLSI circuits. Techniques such as power-aware simulation and power-aware test pattern generation are used to validate the power-related aspects of the design.

CHAPTER 2: LITERATURE SURVEY

[1] M. Saini, S. Shringi and A. Asati, in “An Improved Power Gating Technique with Data Retention and Clock Gating,” have explained the design and implementation of low-power VLSI circuits is an area of research. Future trends include energy harvesting, approximate computing, emerging technologiesspintronics, memristors, TFETs), power management techniques, machine learning and AI-based optimization, system-level power optimization, and advanced power management units. These trends aim to further improve power efficiency and optimize power consumption in VLSI circuits.

[2] B. Padmavathi, B. T. Geetha and K. Bhuvaneshwari, in "Low power design techniques and implementation strategies adopted in VLSI circuits" have explained Low power design techniques are crucial in modern VLSI designs, with various methods and circuits used to reduce power dissipation while considering performance and area. These techniques span from device and circuit level to system and architecture level.

[3] Kumar, A. S. Mishra and V. K. Sharma, in "Leakage Power Reduction in CMOS Logic Circuits Using Stack ONOFIC Technique" have explained Various low power design techniques have been employed to reduce power dissipation and delay in CMOS logic circuits. These techniques have been simulated using Mentor graphics tools with 130nm and 22nm technologies. The specific techniques and their effectiveness in reducing power and delay can vary depending on the technology node and circuit design.

[4] Y. Chen and H. Jiao, in "Standard Cell Optimization for Ultra-Low-Voltage Digital Circuits," In this paper, the authors discuss the importance of sub-/near-threshold regions for achieving minimum energy consumption or optimal energy efficiency in digital integrated circuits. They propose various optimization methods for designing ultra-low-voltage standard cells, including transistor size optimization and body biasing. These methods significantly reduce delay and power consumption compar

[5] Kumari and V. Pandey, in "Non-Dynamic Power Reduction Techniques for Digital VLSI Circuits: Classification and Review," have explained various methods to reduce power leakage in dynamic digital circuits while maintaining the previous logic state. The reduction in transistor length in VLSI circuits has led to an increase in subthreshold leakage current, resulting in concerns about power dissipation. Different techniques have been proposed to decrease subthreshold leakage, but each has its limitations.

CHAPTER 3: PROBLEMS ANALYSIS AND DISCUSSION

3.1 PROBLEM DEFINITION: Design and Implement Very Large-Scale Integration (VLSI) circuits with a focus on minimizing power consumption. Low power VLSI design is crucial in today's technology landscape, where energy efficiency is a key consideration for electronic devices.

3.2 OBJECTIVE OF THE PROJECT:

1. The goal is to develop VLSI circuits that consume minimal power while maintaining the desired functionality and performance.
2. Power Optimization: The primary challenge is to reduce power consumption without compromising the circuit's performance. This requires careful consideration of power-hungry components, such as high-frequency clock networks, and the use of power-efficient design techniques.
3. Trade-offs: Achieving low power often involves trade-offs with other design parameters, such as area, speed, and complexity. Balancing these trade-offs is essential to ensure that the circuit meets the desired power requirements while still meeting performance targets.
4. Power Management: Implementing effective power management techniques, such as voltage scaling, clock gating, and power gating, is crucial for reducing power consumption during idle or low activity periods. These techniques require careful integration into the circuit design and may introduce additional design complexities.
5. Verification and Testing: Validating the functionality and power efficiency of the designed circuits is a critical step. Ensuring that the circuits operate correctly under different operating conditions and power modes requires thorough verification and testing methodologies.
6. Technology Constraints: The choice of semiconductor technology and process node can significantly impact power consumption. Designing low power VLSI circuits requires a deep understanding of the available technologies and their power characteristics.

3.3 PROPOSED SOLUTION:

To address the problem of designing and implementing low power VLSI circuits, the following steps can be taken:

1. Power Analysis: Perform a comprehensive power analysis of the circuit to identify power-hungry components and areas for optimization. This analysis can include power estimation, power profiling, and power breakdown at different levels of abstraction.
2. Power Optimization Techniques: Utilize power optimization techniques such as gate sizing, transistor sizing, clock tree optimization, and power gating to reduce power consumption. These techniques involve optimizing the circuit's architecture, logic gates, and interconnects to minimize power dissipation.
3. Power Management: Implement power management techniques such as voltage scaling, clock gating, and power gating to dynamically adjust power consumption based on the circuit's workload. These techniques enable power reduction during idle or low activity periods.
4. Design for Testability: Incorporate design-for-testability (DFT) techniques to ensure efficient testing and validation of the low power VLSI circuits. This includes the insertion of test structures, scan chains, and built-in self-test (BIST) circuits to facilitate thorough testing and fault detection.
5. Verification and Validation: Develop a comprehensive verification plan to validate the functionality and power efficiency of the designed circuits. This includes simulation-based verification, formal verification, and hardware testing to ensure correct operation under different operating conditions.
6. Technology Selection: Choose the appropriate semiconductor technology and process node that align with the low power design goals. Consider factors such as leakage power, threshold voltage, and power supply voltage to optimize power consumption.

CHAPTER 4: DETAILED STUDY AND IMPLEMENTATION

Low power design is a collection of techniques and methodologies aimed at reducing the overall dynamic and static power consumption of an integrated circuit (IC).

Looking at the individual components of power as illustrated by the equation in **Figure** , the goal of low power design is to reduce the individual components of power as much as possible, thereby reducing the overall power consumption. The power equation contains components for dynamic and static power. Dynamic power is comprised of switching and short-circuit power; whereas static power is comprised of leakage, or current that flows through the transistor when there is no activity. The value of each power component is related to any of the following factors:

- Activity
- Frequency
- Transition time
- Capacitive load
- Voltage
- Leakage current
- Peak current

For example, the higher the voltage, the higher the power consumed by each component, resulting in higher overall power. Conversely, the lower the voltage, the lower the overall power. To achieve the best performance with the lowest power consumption, tradeoffs for each of these different factors are tried and tested via various low power techniques and methodologies.



Figure4.1: Power Components And Equation

Power consumption in a circuit depends on several factors, including:

Activity: The level of activity or the number of active components in a circuit affects power consumption. Active components, such as logic gates or transistors, consume more power when they are switching or performing computations compared to when they are idle.

Frequency: The operating frequency of a circuit also impacts power consumption. Higher frequencies generally result in higher power consumption due to increased switching activity and faster transitions.

Transition time: The time it takes for a signal to transition from one logic level to another affects power consumption. Shorter transition times generally result in higher power consumption due to increased switching activity.

Capacitive load: The capacitive load of a circuit, which is the amount of charge it can store, affects power consumption. Charging and discharging capacitive loads require energy, so circuits with larger capacitive loads tend to consume more power.

Voltage: The voltage level at which a circuit operates affects power consumption. Power consumption is proportional to the square of the voltage, so higher voltages result in higher power consumption.

Leakage current: Leakage current refers to the small amount of current that flows through a transistor even when it is supposed to be off. Leakage current can contribute to static power consumption and is influenced by factors such as temperature and transistor characteristics.

Peak current: The peak current drawn by a circuit during certain operations or events can impact power consumption. Higher peak currents generally result in higher power consumption, especially if sustained for longer durations.

4.1 The Need for Low Power Design:

Companies are continuing to push the boundaries on new features and functionality, all packed into portable, handheld, and battery powered devices. For such products, improving the battery life by minimizing power consumption is a huge differentiator and extremely important to their end users' applications. Improving the time it takes for a device to go from OFF/SLEEP state to ON/ACTIVE state is just as important, as the end user wants to have a seamless experience along with longer battery life.

For "plug-in" products, power consumption is also important because it can affect the overall cost of systems by requiring heat sinks and elaborate cooling systems, increasing electricity costs, etc. For example, in server farms, where massively parallel systems are used, a reduction in power for a single chip can result in significant power savings because it is used throughout the system. The power and cost savings by upgrading these systems with newer and more power efficient ICs can be significant.

4.2 Problems that arises while designing:

When designing low power VLSI circuits, several challenges may arise. Here are some common problems that engineers face:

Power Dissipation: Power dissipation is a major concern in low power VLSI design. Reducing power consumption while maintaining performance is a complex task. Leakage current, subthreshold leakage, and gate leakage are sources of power dissipation that need to be minimized.

Performance Trade-offs: Achieving low power consumption often involves trade-offs with performance. Reducing the supply voltage can lead to slower circuit operation. Designers need to carefully balance power reduction with the desired performance requirements.

Design Complexity: Low power design techniques can add complexity to the overall design process. Additional circuitry, such as power gating, voltage scaling, and clock gating, may be required to achieve low power goals. This complexity can increase design time and verification efforts.

Design Verification: Verifying the functionality and power consumption of low power designs can be challenging. Power-aware simulation and verification techniques are needed to ensure that the design meets power targets while maintaining correct functionality.

Design for Manufacturability: Low power design techniques can impact the manufacturability of VLSI circuits. Process variations and power supply noise can affect the performance and power consumption of the design. Designers need to consider these factors during the design process.

Design Tools and Methodologies: Design tools and methodologies for low power VLSI design are continuously evolving. Keeping up with the latest tools and techniques can be a challenge for designers. It is important to stay updated with the latest advancements in low power design methodologies.

System-Level Optimization: Achieving low power consumption requires optimization at various levels, including system, algorithmic, architectural, and circuit levels. Coordinating these optimizations and ensuring compatibility across different levels can be complex.

Power Delivery: Efficient power delivery is crucial in low power VLSI design. Power distribution networks need to be carefully designed to minimize power losses and voltage drops. Power supply noise and IR drop issues need to be addressed to ensure reliable operation.

4.3 Low Power Design Techniques

There are many low power design techniques available, some of which are very simple to use while others are more involved and complex.

Clock Gating

This technique is typically performed during logic synthesis where enable flops are optimized into a clock gating structure, thereby saving mux area and reducing the overall switching activity of the clock net (refer to **Figure**). With respect to the power equation, the goal is to reduce capacitive load (via area reduction) and activity factors which reduces the switching

power component of dynamic power. This is a very simple and readily available technique to reduce power and area. However, it does rely on the logic synthesis tool to perform this optimization. Fortunately, this technique is well-known and well supported in most tools and flows.



Figure4.2: Clock Gating

Multi Voltage Design

This is a technique where functions of a chip are partitioned via performance characteristics – perhaps one block is high performance, while the rest of the chip is lower performance as shown in **Figure** . To achieve the goals for the high-performance block, a higher voltage is typically required; while to save power on the lower performance blocks, a lower voltage can be used. This is in lieu of designing the entire block at the higher voltage, which is simpler but more power intensive. In the power equation, voltage is reduced which decreases every static and dynamic power component. With multi voltage designs, there is the complication of designing in separate voltage islands where voltage crossings between islands may require "Level Shifter" (LS) cells with the need to implement and analyze the blocks at their different voltage characteristics.



Figure 4.3: Multi Voltage Design

Power Gating

This is a technique where functions on an IC are also partitioned, much like multi voltage, but this time the power supplies for the power domains are connected to power switches as shown in Figure 4.4 . Power gating effectively shuts off the power completely for a block. In the power equation, this zeros out the voltage and shuts off power, resulting in both static and dynamic savings for the time that the block is turned off. Power gating typically offers the most aggressive power savings, and thus it's an ideal goal to shut off as many domains as possible, as often as possible, while maintaining functionality. In order to achieve this power savings with power gating, power switches must be implemented in the design, which requires Isolation gates that clamp the boundaries of the power domain to known values when off. The power states of the design and what combination of ON/OFF states for given voltages must be considered. Lastly, a power management unit (PMU) that controls the power switch and isolation enable signals must be implemented. It is essential that the order of these signals are correct during power down and power up, such that the values during shutdown are clamped to the right values at the right time.



Figure4.4: power gating

Retention with Power Gating

Retention (or register retention) is a technique used along with power gating. Here in each shutdown block, when the block is OFF, either a subset of the flops or all the flops in the block have their previous values saved. When the block powers on, then the previously saved values will be restored. It is important to save the state of the block at the time it is powered off so that the block can quickly restore its previous state instead having to cycle through from an INIT state to the current state. This saves power by reducing the time and steps necessary to get the saved state, as well as improves the overall ramp up time to restore the previous functionality of the block. In addition to everything needed for power gating, retention flops must exist in the library that can map to the desired registers in the RTL. SAVE/RESTORE signals will need to be added to the PMU along with the control the sequence of these signals in addition to those done for power gating (refer to **Figure**).



Figure4.5: Retention With Power Gating

Advanced Techniques:

There are many more advanced techniques for low power design, including the combination of the techniques previously mentioned. Blocks that use a lower voltage with power gating and have isolation, retention, and level shifters are commonly seen in many modern-day chips. Well biasing, zero-pin retention flops, specialized low power library cells, dynamic voltage and frequency scaling (DVFS), adaptive voltage and frequency scaling (AVFS), and custom design are just some of the other advanced low power techniques also used in the industry.

Dynamic Voltage and Frequency Scaling (DVFS): DVFS adjusts the operating voltage and frequency of a circuit dynamically based on workload, optimizing power consumption while meeting performance requirements.

4.4 Low Power Design Methodology

Assuming an example where the system has been specified, system simulations have been performed, microarchitecture is completed, low power choices for technology node, IP, etc.,

have been made, and coding of RTL and UPF are done. Given this, there are five main phases for low power design and verification methodology to be used to design the IC.

Static Power Verification and Exploration

In static verification, the first step is to ensure the inputs to the design flow (RTL, UPF, and SDC) are structurally and syntactically correct. By definition, static verification doesn't use test vectors, so this is a very efficient way to review inputs before going into simulation or implementation flows. Lint and CDC checks are important in general to ensure your RTL is clean. UPF checks can be done either independently or with the corresponding RTL to ensure they are clean and SDC can also be statically checked along with RTL as well. In power exploration, early estimates for power for the RTL can be driven, either with estimated switching or actual waveforms from simulation. Choices can be made early on to improve the overall architecture of the design by performing early RTL power analysis.

Dynamic Power Verification and Analysis

In dynamic power verification, there are several important aspects to check. First off, does the sequence for the PMU control signals work correctly to shut down, clamp for isolation, save, restore, remove isolation clamp, and power up. This is an extremely important check with the design RTL and UPF together to make sure the design is functioning properly. Next, what type of waveforms and toggle activity are seen in the design? This will determine the dynamic power used since it depends on activity factor. The higher the activity factor, the more power is being used. Hence, the waveforms produced are very important to accurately estimate power both early and late in the process.

Software Driven Power Analysis

For emulation-based low power flows, it's important to be able to capture the right peak windows for the design's power profile. Emulation allows review of a much wider set of data, enabling one to choose the windows that would be most valuable to generate waveforms to estimate power.

Power Implementation

RTL-based predictive power estimation, logical synthesis, DFT insertion and physical implementation all have important low power specific roles to play. RTL-based predictive power estimation allows, very early on, to make RTL modifications with early power estimates. In logic synthesis, the RTL, SDC, and UPF, now fully verified both statically and dynamically,

are mapped to technology gates. Power-specific isolation, level shifter, and retention cells are mapped to gates as well, where timing, area and power are all part of the cost function for generating a Netlist and associated UPF'. DFT insertion occurs as well, often simultaneously during this time. Once the Netlist and UPF' are complete, another round of checks is done statically and dynamically at this level – once clean, the results are input to physical Implementation. In physical implementation, floorplanning is done with macro placement and power routing in mind. Then placement is performed where power switches are physically inserted and placed; and iterations of placement, routing estimation, logical optimizations, and clock tree synthesis are performed to once again trade off for timing, area, and power. Finally, the routing step occurs, where pre-route of the priority signals (clock, power enables, switch connections) is done followed by detailed routing of the rest of the design – all with emphasis on reducing power more granularly, while still trying to meet the timing and area targets.

Signoff

UPF consistency should once again be checked during signoff. However, this time with the Netlist and UPF' from logic synthesis and PGNetlist and UPF" from physical implementation. This will ensure that the connections and changes made to the netlist and UPF are consistent and clean, and the power intent is preserved. Logical equivalence checks comparing RTL and UPF vs. Gates and UPF' vs. PGNetlist and UPF" ensures the logical functionality is preserved. Finally, static timing analysis should be performed with UPF to ensure the design meets timing; and power analysis with detailed waveform behaviors to give accurate power estimation results.

CHAPTER 5: RESULTS AND DISCUSSION

After performing simulation on various cmos logic circuits inverter, NAND, NOR, XOR and XNOR on 130nm Technologies in Mentor Graphics Tool and gets the following results. We take pulse for input and the input parameter for simulation in Eldo software (MENTOR GRAPHICS TOOL) are as follow:

Input A

Initial value (V/A):0, pulsed value (V/A):1, delay (s):1n, rise time (s):1n, fall time (s):1n, pulse width (s):20n, period (s): 50n

Input B

Initial value (V/A):0, pulsed value (V/A):1, delay (s):1n, risetime (s):1n, fall time (s):1n, pulse width (s):30n, period (s):60n

S. No.	Logic Circuits	Technique Used	Total Power Dissipation (Watt)	Delay (ps)
1.	INVERTER	Conventional	774.1975E-12	26.4818
		Proposed	668.7475E-12	57.388
		LCNT	668.7473E-12	64.152
		LECTOR	678.1566E-12	4.0723
2.	NAND	Conventional	236.4163E-12	97.983
		Proposed	229.7137E-12	192.931
		LCNT	229.7137E-12	175.400
		LECTOR	229.3317E-12	117.140
3.	NOR	Conventional	1.5484E-09	26.4818
		Proposed	1.3162E-09	57.388
		LCNT	1.3162E-09	64.152
		LECTOR	1.3369E-09	4.0723
4.	XOR	Conventional	2.2027E-09	117.32
		Proposed	2.0766E-09	291.70
		LCNT	2.0595E-09	332.54
		LECTOR	2.0239E-09	709.52
5.	XNOR	Conventional	2.4391E-09	190.41
		Proposed	2.3063E-09	461.66
		LCNT	2.8821E-09	619.03
		LECTOR	2.2540E-09	992.34

Table 1 shows the simulated result of CMOS logic circuits on scale: 130nm.



Figure 5.1: shows the Graph for above tabular data of Power Dissipation on scale 130nm.



Figure 5.2: shows the Graph for above tabular data of Delay on scale 130nm.

CHAPTER 6: CONCLUSION AND FUTURE SCOPE

6.1 CONCLUSION

Low power design techniques play a crucial role in reducing power consumption and improving the efficiency of VLSI circuits. Clock gating is a simple yet effective technique that optimizes enable flops, reducing switching activity and power consumption. Multi-voltage design partitions the chip into blocks with different performance characteristics, allowing for the use of higher voltage in high-performance blocks and lower voltage in low-performance blocks. Power gating shuts off power to specific blocks, effectively reducing power consumption when those blocks are not in use. Retention with power gating saves the previous values of flops in shutdown blocks, improving power-up time and preserving functionality. These techniques can be combined and further enhanced with advanced techniques such as well biasing, zero-pin retention flops, dynamic voltage and frequency scaling (DVFS), and custom design. Dynamic power verification and analysis are essential to ensure the correct functioning of power management unit (PMU) control signals and accurate power estimation results.

Overall, the use of these low power design techniques enables the development of energy-efficient VLSI circuits, reducing power consumption and extending battery life in portable devices. These techniques are widely supported in design tools and flows, making them accessible for implementation in various projects. Continuous research and development in low power design techniques are essential to further improve power efficiency and meet the increasing demand for energy-efficient electronic devices.

6.2 FUTURE SCOPE

The design and implementation of low-power VLSI circuits is an active area of research, and there are several future trends that are being explored to further improve the power efficiency of VLSI circuits. Here are some of the key trends:

Energy Harvesting: Energy harvesting techniques involve capturing and utilizing ambient energy sources, such as solar, thermal, or vibration energy, to power VLSI circuits. Researchers are exploring ways to integrate energy harvesting modules directly into VLSI circuits, enabling them to operate with minimal or no external power supply.

Approximate Computing: Approximate computing is a technique that allows for trading off accuracy for power savings. By relaxing the requirement for precise computation, approximate computing techniques can significantly reduce power consumption in VLSI circuits. This approach is particularly useful for applications where a small loss in accuracy is acceptable, such as image and signal processing.

Emerging Technologies: Emerging technologies, such as spintronics, memristors, and tunnel field-effect transistors (TFETs), are being investigated for their potential to reduce power consumption in VLSI circuits. These technologies offer new device structures and operating principles that can enable lower power operation compared to traditional CMOS technology.

Power Management Techniques: Power management techniques, such as dynamic voltage scaling (DVS) and adaptive power gating, are being further refined to optimize power consumption in VLSI circuits. These techniques involve dynamically adjusting the supply voltage and selectively powering down unused circuit blocks to minimize power consumption during different operating conditions.

Machine Learning and AI-based Optimization: Machine learning and AI techniques are being applied to optimize the design and implementation of low-power VLSI circuits. These techniques can analyze large design spaces, identify power optimization opportunities, and generate optimized circuit architectures and configurations.

System-level Power Optimization: Power optimization is not limited to individual circuits but also extends to system-level design considerations. Future trends involve exploring power-aware system architectures, interconnect optimization, and workload scheduling techniques to minimize power consumption across the entire system.

Advanced Power Management Units: Power management units (PMUs) play a crucial role in controlling and optimizing power consumption in VLSI circuits. Future trends involve the development of advanced PMUs with enhanced power monitoring, adaptive power management, and intelligent power allocation capabilities.

It's important to note that these trends are based on current research and development efforts, and the field of low-power VLSI circuits is continuously evolving. As new technologies and techniques emerge, the focus on power efficiency will likely remain a key consideration in the design and implementation of VLSI circuits.

REFERENCES

[1] Karthik, N. Domala and G. Sunil Kumar, "An Overview of Low-Power VLSI Design Methods for CMOS and CNTFET-Based Circuits," 2023 International Conference on Computer Communication and Informatics (ICCCI), Coimbatore, India, 2023, pp. 1-4, doi: 10.1109/ICCCI56745.2023.10128227.

[2] D. Kumar, A. Ganguly, P. Chakraborty, A. Chakraborty, B. K. Pandit and A. Banerjee, "Low Power and High Precision Analog VLSI Design of 1-D DCT for Real-time Application," 2022 IEEE Region 10 Symposium (TENSYMP), Mumbai, India, 2022, pp. 1-5, doi: 10.1109/TENSYMP54529.2022.9864386.

[3] Kumari and V. Pandey, "Non-Dynamic Power Reduction Techniques for Digital VLSI Circuits: Classification and Review," 2020 International Conference on Computational Performance Evaluation (ComPE), Shillong, India, 2020, pp. 579-583, doi: 10.1109/ComPE49325.2020.9200156.

[4] Kumar, A. S. Mishra and V. K. Sharma, "Leakage Power Reduction in CMOS Logic Circuits Using Stack ONOFIC Technique," 2018 Second International Conference on Intelligent Computing and Control Systems (ICICCS), Madurai, India, 2018, pp. 1363-1368, doi: 10.1109/ICCONS.2018.8662955.

[5] S. U. Haq and V. K. Sharma, "Challenges in Low Power VLSI Design: A Review," 2021 5th International Conference on Electronics, Communication and Aerospace Technology (ICECA), Coimbatore, India, 2021, pp. 191-195, doi: 10.1109/ICECA52323.2021.9676055.

[6] L. C, C. T. K, N. Pinto, V. P. B. R, S. Shankar and R. K. R, "Advanced CMOS VLSI Technology for Low Power Analog System Design with High Gain," 2022 IEEE International Conference on Distributed Computing and Electrical Circuits and Electronics (ICDCECE), Ballari, India, 2022, pp. 1-6, doi: 10.1109/ICDCECE53908.2022.9793203.

[7] B. Padmavathi, B. T. Geetha and K. Bhuvaneshwari, "Low power design techniques and implementation strategies adopted in VLSI circuits," 2017 IEEE International Conference on Power, Control, Signals and Instrumentation Engineering (ICPCSI), Chennai, India, 2017, pp. 1764-1767, doi: 10.1109/ICPCSI.2017.8392017

[8] Kumar, A. S. Mishra and V. K. Sharma, "Leakage Power Reduction in CMOS Logic Circuits Using Stack ONOFIC Technique," 2018 Second International Conference on Intelligent Computing and Control Systems (ICICCS), Madurai, India, 2018, pp. 1363-1368, doi: 10.1109/ICCONS.2018.8662955.

PLAGIARISM REPORT

0% Plagiarism	100% Unique
0 Plagiarized Sentences	43 Unique Sentences

2% Plagiarism	98% Unique
1 Plagiarized Sentences	46 Unique Sentences

5% Plagiarism	95% Unique
2 Plagiarized Sentences	42 Unique Sentences

2% Plagiarism	98% Unique
1 Plagiarized Sentences	46 Unique Sentences

REVIEWERS' COMMENTS

SL NO	Name of the Reviewer	Signature