



INDRAPRASTHA INSTITUTE *of*  
INFORMATION TECHNOLOGY  
DELHI

Department  
of  
Electronics & Communication Engineering

Embedded Logic Design

Midsem Lab Submission

SHIVAM SHUKLA  
2022478

# Source Code

## Hierarchy



FSM\_Count file:

```
FSM_moore_1101.v

F:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.srscs/sources_1/imports/new/FSM_moore_1101.v

21
22
23 module FSM_moore_1101(
24     input Clk_pb,
25     input Clear,
26     output [8:0] FSM_state,
27     output reg Detect
28 );
29
30 parameter S0 = 9'b111110100, S1 = 9'b000000010, S2 = 9'b000001001, S3=9'b000010000;
31 reg[8:0] present_state = S0;
32 reg[8:0] next_state;
33
34 always@(posedge Clk_pb or posedge Clear)
35 begin
36     if (Clear)
37         present_state <= S0;
38     else
39         present_state <= next_state;
40 end
41
42 always@(*)
43 begin
44     case(present_state)
45         S0: next_state = S1;
46         S1: next_state = S2;
47         S2: next_state = S3;
48         S3: next_state = S0;
49         default next_state = S0;
50     endcase
51 end
52
53 always@(*)
54 begin
55     if (present_state == S0 || present_state == S2)
```

## FSM\_moore\_1101.v

F:/ELD2023/Midsem\_Lab\_Exam\_A/Midsem\_Lab\_Exam\_A.srcs/sources\_1/imports/new/FSM\_moore\_1101.v

```
30     parameter S0 = 9'b111110100, S1 = 9'b000000010, S2 = 9'b000001001, S3=9'b000010000;
31     reg[8:0] present_state = S0;
32     reg[8:0] next_state;
33
34     always@(posedge Clk_pb or posedge Clear)
35     begin
36         if (Clear)
37             present_state <= S0;
38         else
39             present_state <= next_state;
40     end
41
42     always@(*)
43     begin
44         case(present_state)
45             S0: next_state = S1;
46             S1: next_state = S2;
47             S2: next_state = S3;
48             S3: next_state = S0;
49             default next_state = S0;
50         endcase
51     end
52
53     always@(*)
54     begin
55         if (present_state == S0 || present_state == S2)
56             Detect = 1;
57         else
58             Detect = 0;
59     end
60
61     assign FSM_state = present_state;
62
63 endmodule
64
```



Type here to search



Clk\_CMT / Clocking Wizard: (to get 6 MHZ  $8.388 \times 6/8 = 6.291$  Frequency)


## Clocking Wizard (6.0)

[Documentation](#) | [IP Location](#) | [Switch to Defaults](#)

---

**IP Symbol**    Resource

☐ Show disabled ports



Component Name: clk\_wiz\_0

Board	Clocking Options	Output Clocks	Port Renaming	MCM Settings	Summary
The phase is calculated relative to the active input clock.					
		Output Freq (MHz)		Phase (degrees)	
Output Clock		Port Name	Requested	Actual	Actual
<input checked="" type="checkbox"/>	clk_out1	Clk_6M	6.291	6.292	0.000
<input type="checkbox"/>	clk_out2	clk_out2	100.000	N/A	0.000
<input type="checkbox"/>	clk_out3	clk_out3	100.000	N/A	0.000
<input type="checkbox"/>	clk_out4	clk_out4	100.000	N/A	0.000
<input type="checkbox"/>	clk_out5	clk_out5	100.000	N/A	0.000
<input type="checkbox"/>	clk_out6	clk_out6	100.000	N/A	0.000
<input type="checkbox"/>	clk_out7	clk_out7	100.000	N/A	0.000

☐ USE CLOCK SEQUENCING

Output Clock	Sequence Number
clk_out1	1
clk_out2	1

**Clocking Feedback**

**Source**                      **Signaling**

☒ Automatic Control On-Chip                      ☒ Synchronous

☐ Automatic Control Off-Chip                      ☐ Asynchronous

## Clk\_CD file:

```
clk_div_rtl.v

F:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.srscs/sources_1/imports/new/clk_div_rtl.v

10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module clk_div_rtl(
24     input Clk_6M,
25     output Clk_3Hz
26 );
27
28
29     reg [20:0] Count_reg = 0;           // 21 bits required because  $6.291 \times 10^6 / 2^{21} = 2.86 \text{ Hz}$ 
30     reg [20:0] Count_next;
31
32     always@(posedge Clk_6M)
33     begin
34         Count_reg <= Count_next;
35     end
36
37     always@(*)
38     begin
39         Count_next = Count_reg + 1;
40     end
41
42     assign Clk_3Hz = Count_reg[20];
43 endmodule
44
```

top\_counter file:

```
top_counter.v
F:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.srscs/sources_1/imports/new/top_counter.v

// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
////////////////////////////////////
module top_counter(
    input Clk_100M,
    input Clr,
    output Detect,
    output [8:0] FSM_state
);

    wire Clk_6M;
    wire Clk_3Hz;


    clk_wiz_0 cml
    (
        // Clock out ports
        .Clk_6M(Clk_6M),      // output Clk_6M
        // Clock in ports
        .Clk_100M(Clk_100M)); // input Clk_100M
    // INST_TAG_END ----- End INSTANTIATION Template -----

    clk_div_rtl cd1(.Clk_6M(Clk_6M),.Clk_3Hz(Clk_3Hz));

    FSM_moore_1101 f1(.Clk_pb(Clk_3Hz),.Clear(Clr),.FSM_state(FSM_state),.Detect(Detect));

endmodule
```

Vio\_Wrapper file:



```
Vio_wrapper.v

F:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.srscs/sources_1/imports/new/Vio_wrappper.v

7 // Design Name:
8 // Module Name: Vio_wrappper
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
21
22
23 module Vio_wrappper(
24     input Clk_100M
25 );
26
27     wire Clear;
28     wire [8:0]FSM_state;
29     wire Detect;
30
31     vio_0 vl (
32         .clk(Clk_100M),           // input wire clk
33         .probe_in0(FSM_state),
34         .probe_in1(Detect),
35         .probe_out0(Clear) // output wire [0 : 0] probe_out0
36 );
37
38     top_counter fl(.Clk_100M(Clk_100M), .Clr(Clear),.FSM_state(FSM_state),.Detect(Detect));
39
40 endmodule
41
```

Thank You