INDRAPRASTHA INSTITUTE *of*
INFORMATION TECHNOLOGY
DELHI

Department
of
Electronics & Communication Engineering

Embedded Logic Design

Midsem Lab Submission

SHIVAM SHUKLA
2022478

Source Code

Hierarchy



FSM_Count file:

FSM_moore_1101.v

F:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.srcs/sources_1/imports/new/FSM_moore_1101.v

```
21
22
23  module FSM_moore_1101(
24      input Clk_pb,
25      input Clear,
26      output [8:0] FSM_state,
27      output reg Detect
28      );
29
30      parameter S0 = 9'b111110100, S1 = 9'b000000010, S2 = 9'b000001001, S3=9'b000010000;
31      reg[8:0] present_state = S0;
32      reg[8:0] next_state;
33
34      always@(posedge Clk_pb or posedge Clear)
35          begin
36              if (Clear)
37                  present_state <= S0;
38              else
39                  present_state <= next_state;
40          end
41
42      always@(*)
43          begin
44              case(present_state)
45                  S0: next_state = S1;
46                  S1: next_state = S2;
47                  S2: next_state = S3;
48                  S3: next_state = S0;
49                  default next_state = S0;
50               endcase
51           end
52
53         always@(*)
54            begin
55                if (present_state == S0 || present_state == S2)
```

FSM_moore_1101.v

F:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.srcs/sources_1/imports/new/FSM_moore_1101.v

```
30      parameter S0 = 9'b111110100, S1 = 9'b000000010, S2 = 9'b000001001, S3=9'b000010000;
31      reg[8:0] present_state = S0;
32      reg[8:0] next_state;
33
34      always@(posedge Clk_pb or posedge Clear)
35          begin
36              if (Clear)
37                  present_state <= S0;
38              else
39                  present_state <= next_state;
40          end
41
42      always@(*)
43          begin
44              case(present_state)
45                  S0: next_state = S1;
46                  S1: next_state = S2;
47                  S2: next_state = S3;
48                  S3: next_state = S0;
49                  default next_state = S0;
50               endcase
51           end
52
53         always@(*)
54             begin
55                  if (present_state == S0 || present_state == S2)
56                      Detect = 1;
57                  else
58                      Detect = 0;
59              end
60
61         assign FSM_state = present_state;
62
63  endmodule
64
```

Clk_CMT / Clocking Wizard: (to get 6 MHZ 8.388*6/8=6.291 Frequency)



Clk_CD file:

clk_div_rtl.v

F:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.srcs/sources_1/imports/new/clk_div_rtl.v

```
10  // Target Devices:
11  // Tool Versions:
12  // Description:
13  //
14  // Dependencies:
15  //
16  // Revision:
17  // Revision 0.01 - File Created
18  // Additional Comments:
19  //
20  //////////////////////////////////////////////////////////////////////////////////


21
22
23  module clk_div_rtl(
24      input Clk_6M,
25      output Clk_3Hz
26      );
27
28
29      reg [20:0] Count_reg = 0;              // 21 bits required because 6.291*10^6 / 2^21 = 2.86 Hz
30      reg [20:0] Count_next;
31
32      always@(posedge Clk_6M)
33          begin
34              Count_reg <= Count_next;
35          end
36
37       always@(*)
38          begin
39              Count_next = Count_reg + 1;
40          end
41
42        assign Clk_3Hz = Count_reg[20];
43  endmodule
44
```

top_counter file:

top_counter.v

F:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.srcs/sources_1/imports/new/top_counter.v

```
12  // Description:
13  //
14  // Dependencies:
15  //
16  // Revision:
17  // Revision 0.01 - File Created
18  // Additional Comments:
19  //
20  //////////////////////////////////////////////////////////////////////////////////
21
22
23  module top_counter(
24      input Clk_100M,
25      input Clr,
26      output Detect,
27      output [8:0] FSM_state
28      );
29
30      wire Clk_6M;
31      wire Clk_3Hz;
32
33    clk_wiz_0 cml
34     (
35      // Clock out ports
36      .Clk_6M(Clk_6M),      // output Clk_8M
37     // Clock in ports
38      .Clk_100M(Clk_100M));      // input Clk_100M
39  // INST_TAG_END ------ End INSTANTIATION Template ---------
40
41      clk_div_rtl cdl(.Clk_6M(Clk_6M),.Clk_3Hz(Clk_3Hz));
42
43      FSM_moore_1101 fl(.Clk_pb(Clk_3Hz),.Clear(Clr),.FSM_state(FSM_state),.Detect(Detect));
44
45  endmodule
46
```

Vio_Wrapper file:

Vio_wrappper.v

F:/ELD2023/Midsem_Lab_Exam_A/Midsem_Lab_Exam_A.srcs/sources_1/imports/new/Vio_wrappper.v

```
// Design Name:
// Module Name: Vio_wrappper
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
//////////////////////////////////////////////////////////////////////////////////


module Vio_wrappper(
    input Clk_100M
    );

    wire Clear;
    wire [8:0]FSM_state;
    wire Detect;

    vio_0 v1 (
  .clk(Clk_100M),                // input wire clk
  .probe_in0(FSM_state),
  .probe_in1(Detect),
  .probe_out0(Clear)  // output wire [0 : 0] probe_out0
);

    top_counter f1(.Clk_100M(Clk_100M), .Clr(Clear),.FSM_state(FSM_state),.Detect(Detect));

endmodule

```

Thank You