

## INDRAPRASTHA INSTITUTE *of*INFORMATION TECHNOLOGY DELHI


Department of Electronics & Communication Engineering

Embedded Logic Design

Lab 1 Submission

Shivam Shukla 2022478

## Source Code




## **TESTBENCH**

```
_ & 2 X
F:/ELD2023/Lab1_FA_HW/Lab1_FA_HW.srcs/sim_1/new/adder_sub_tb.v
\mathsf{Q} \mid \exists \exists \mid \bigstar \mid \Rightarrow \mid \mathsf{X} \mid \blacksquare \mid \blacksquare \mid \mathsf{X} \mid \mathsf{//} \mid \exists \exists \mid \mathsf{Q}
                                                                                                                                                                                                                                                                  Ф
             // Revision:
             // Additional Comments:
             module adder_sub_tb(
                  reg [3:0] InA, InB;
27
28
29
                  wire [3:0] OutSum;
wire C;
                  reg InM:
                  wire V;
wire SumisZero;
                  top_adder tb0(.InA(InA), .InB(InB), .OutSum(OutSum),.InM(InM),.V(V),.C(C),.SumisZero(SumisZero));
                         // Test cases for subtraction (M = 1)
       000
                       #5 InA = 4'b0000; InB = 4'b0000; InM = 1'b1;

#5 InA = 4'b0100; InB = 4'b0110; InM = 1'b1;

#5 InA = 4'b0101; InB = 4'b0111; InM = 1'b1;
                         // Test cases for addition (M = 0)
       000
                       #5 InA = 4'b0000; InB = 4'b0000; InM = 1'b0;
#5 InA = 4'b1111; InB = 4'b0000; InM = 1'b0;
#5 InA = 4'b1111; InB = 4'b0001; InM = 1'b0;
              endmodule
                                                                                                                                                                                                        🗘 💼 🟡 🧿 🕫 📀 🔈 🟃
Type here to search
```

## SIMULATION OF WAVEFORM



Thank you