


INDRAPRASTHA INSTITUTE of INFORMATION TECHNOLOGY DELHI

Department of Electronics & Communication Engineering

Embedded Logic Design Lab 5 Submission

SHIVAM SHUKLA 2022478

Source Code



clk_div_rtl.v F:/ELD2023/Lab5_HW_FSM/Lab5_HW_FSM.srcs/sources_1/imports/sources_1/imports/new/clk_div_rtl.v 10 // Target Devices: 11 ; // Tool Versions: 12 // Description: 13 // 14 // Dependencies: 15 // 16 // Revision: // Revision 0.01 - File Created 17 // Additional Comments: 18 19 21 22 23 - module clk_div_rtl(24 input Clk 8M, 25 output Clk_1Hz 26); 27 28 29 reg [22:0] Count_reg = 0; 30 reg [22:0] Count_next; 31 32 □ always@(posedge Clk_8M) 33 🖨 begin 34 ! Count_reg <= Count_next; 35 🖨 end 36 37 ⊡ always@(*) 38 🖨 begin 39 Count_next = Count_reg + 1; 40 🖨 end 41 42 assign Clk_1Hz = Count_reg[22]; 43 🖨 endmodule 44 ≓ŧ Type here to search


top_counter.v F:/ELD2023/Lab5 HW FSM/Lab5 HW FSM.srcs/sources_1/imports/sources_1/imports/new/top_counter.v // Tool Versions: 11 // Description: 12 13 // 14 // Dependencies: 15 16 // Revision: // Revision 0.01 - File Created 17 18 // Additional Comments: 19 21 22 23 module top_counter(24 input Clk_100M, 25 input Clr, output [3:0] FSM state 26 27); 28 29 wire Clk 8M; 30 wire Clk 1Hz; 31 32 clk wiz 0 cml 33 34 // Clock out ports 35 .Clk 8M(Clk 8M), // output Clk 8M 36 // Clock in ports 37 .Clk_100M(Clk_100M)); // input Clk 100M // INST TAG END ----- End INSTANTIATION Template -----38 39 40 clk_div_rtl cdl(.Clk_8M(Clk_8M),.Clk_lHz(Clk_lHz)); 41 42 FSM moore 1101 fl(.Clk pb(Clk lHz),.Clear(Clr),.FSM state(FSM state)); 43 44 🖨 endmodule 45 Ħŧ Type here to search \blacksquare

Vio_wrappper.v

F:/ELD2023/Lab5_HW_FSM/Lab5_HW_FSM.srcs/sources_1/imports/sources_1/imports/new/Vio_wrappper.v

```
//
5
   // Create Date: 09/05/2023 09:53:15 AM
   // Design Name:
8
    // Module Name: Vio wrappper
9
   // Project Name:
10 // Target Devices:
11
   // Tool Versions:
12 // Description:
13
   //
14
  // Dependencies:
15 : //
   // Revision:
16
17
  // Revision 0.01 - File Created
    // Additional Comments:
18
19
21
22 !
23 module Vio wrappper(
       input Clk 100M
24
25
       );
26
      wire Clear:
27
      wire [3:0]FSM_state;
28
29
      vio 0 vl (
30
31
      .clk(Clk_100M),
                              // input wire clk
      .probe_in0(FSM_state),
                         // input wire [2 : 0] probe in1
32
     .probe_out0(Clear) // output wire [0 : 0] probe out0
33
34
   );
35
       top_counter fl(.Clk_100M(Clk_100M), .Clr(Clear),.FSM_state(FSM_state));
36
37
38 🖨 endmodule
39
```






















VIO Output

• If clear == 0 we can see output as a counter having sequence 4 => 6 => 8 => 4 => 6 and so on.





• Else if clear == 1 the output will be S0 i.e. 4 (initial state)



Thank You