



INDRAPRASTHA INSTITUTE *of*
INFORMATION TECHNOLOGY
DELHI

Department
of
Electronics & Communication Engineering

Embedded Logic Design

Lab 1 Submission

Shivam Shukla
2022478

Source Code

```
full_adder_1bit.v
F:\ELD2023\Lab1_FA_HW\Lab1_FA_HW.srscs/sources_1/new/full_adder_1bit.v

1 // timescale 1ns / 1ps
2 // Company:
3 // Engineer:
4 //
5 // Create Date: 08/24/2023 08:54:40 PM
6 // Design Name:
7 // Module Name: full_adder_1bit
8 // Project Name:
9 // Target Devices:
10 // Tool Versions:
11 // Description:
12 //
13 // Dependencies:
14 //
15 // Revision:
16 // Revision 0.01 - File Created
17 // Additional Comments:
18 //
19 //
20 //
21 //
22 //
23 module full_adder_1bit(
24     input FA1_InA,
25     input FA1_InB,
26     input FA1_InC,
27     input FA1_InM,
28     output FA1_OutSum,
29     output FA1_OutC
30 );
31
32 assign FA1_OutSum = FA1_InA ^ (FA1_InB ^ FA1_InC);
33 assign FA1_OutC = ((FA1_InA ^ (FA1_InB)) & FA1_InC) | (FA1_InA & (FA1_InB));
34 endmodule
35
```

```
top_adder.v
F:\ELD2023\Lab1_FA_HW\Lab1_FA_HW.srscs/sources_1/new/top_adder.v


14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //
21 //
22 //
23 module top_adder(
24     input [3:0] InA,
25     input [3:0] InB,
26     input InM,
27     output [3:0] OutSum,
28     output C,
29     output V,
30     output SumisZero
31 );
32
33 full_adder_1bit in0(.FA1_InA(InA[0]),.FA1_InB(InB[0]^InM),.FA1_InC(InM),.FA1_InM(InM),.FA1_OutSum(OutSum[0]),.FA1_OutC(carry1));
34 full_adder_1bit in1(.FA1_InA(InA[1]),.FA1_InB(InB[1]^InM),.FA1_InC(carry1),.FA1_InM(InM),.FA1_OutSum(OutSum[1]),.FA1_OutC(carry2));
35 full_adder_1bit in2(.FA1_InA(InA[2]),.FA1_InB(InB[2]^InM),.FA1_InC(carry2),.FA1_InM(InM),.FA1_OutSum(OutSum[2]),.FA1_OutC(carry3));
36 full_adder_1bit in3(.FA1_InA(InA[3]),.FA1_InB(InB[3]^InM),.FA1_InC(carry3),.FA1_InM(InM),.FA1_OutSum(OutSum[3]),.FA1_OutC(carry4));
37
38 assign V = carry4 ^ carry3;
39 assign C = carry4;
40 assign SumisZero = (OutSum == 4'b0000);
41 // always@(*) begin
42 // if (OutSum == 4'b0000)
43 //     SumisZero = 1'b1;
44 // else
45 //     SumisZero = 1'b0;
46 // end
47 endmodule
48
```

TESTBENCH

```
adder_sub_tb.v
F:\ELD2023\Lab1_FA_HW\Lab1_FA_HW.srcs\sim_1\newadder_sub_tb.v

15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module adder_sub_tb(
24
25 );
26     reg [3:0] InA, InB;
27     wire [3:0] OutSum;
28     wire C;
29     reg InM;
30     wire V;
31     wire SumisZero;
32
33     top_adder tb0(.InA(InA), .InB(InB), .OutSum(OutSum), .InM(InM), .V(V), .C(C), .SumisZero(SumisZero));
34
35     initial begin
36
37         // Test cases for subtraction (M = 1)
38         InA = 4'b0000; InB = 4'b0000; InM = 1'b1;
39         #5 InA = 4'b0100; InB = 4'b0110; InM = 1'b1;
40         #5 InA = 4'b0101; InB = 4'b0111; InM = 1'b1;
41
42         // Test cases for addition (M = 0)
43         #5 InA = 4'b0000; InB = 4'b0000; InM = 1'b0;
44         #5 InA = 4'b1111; InB = 4'b0000; InM = 1'b0;
45         #5 InA = 4'b0111; InB = 4'b0001; InM = 1'b0;
46
47     end
48 endmodule
49
```

SIMULATION OF WAVEFORM



Thank you