

Iteration - 2  $\rightarrow$  for stage 1 to get gain  $\approx 80$  dB.

- $\rightarrow$  providing  $v_{ds5} = v_{ds6} = 0.15$  V
- $\rightarrow$  providing  $v_{ds9} = v_{ds15} = 0.2$  V
- $\rightarrow$  providing  $v_{ds7} = v_{ds11} = v_{ds12} = v_{ds17} = 0.18$  V

from  $v_{ds}$  and current in the transistor, we get  
(w/L) of all transistor.

$\text{gain of stage 1} \approx 80 \text{ dB.}$

## Design flow of 2nd Stage (class AB stage)

→ We get Common output of 1st stage. Which is  $V_g$  of  $M_{19}$  and  $M_{20}$ .

→  $V_{gs}$  of  $M_{19}$  and  $M_{20}$  is calculated.

$$V_{gM19} = 1.19V$$

$$V_{gM20} = 0.625V$$

$$V_{sgM19} = 1.8 - 1.19V = 0.61V$$

$$V_{gsM20} = 0.625 - 0 = 0.625V$$

→ Assume current in  $M_{19}$  &  $M_{20}$  ( $I_{oss}$ )

$$I_{oss} = I_{bias} \left( 1 + \frac{C_L}{C_E} \right)$$

$$\text{where } C_E = 0.65pF$$

$$C_L = 5pF$$

$$I_{bias} = 40\mu A$$

$$I_{oss} = 30.03470.347mA$$

→ Calculate  $(W/L)_{19}$  &  $_{20}$  using formula.

$$(W/L) = \frac{2I_D}{\mu_{con} (V_{gst})^2}$$

$$(W/L)_{19} = 262 \quad \left[ \text{1st iteration} \right]$$

$$(W/L)_{20} = 40$$

→ Range  $C_C$  :-

$$\frac{g_{m1}}{C_C} > 49F$$

$$\frac{g_{m1}}{49F} > C_C$$

$$C_C < \frac{0.369 \times 10^{-3}}{2\pi \times} = 2.34pF$$

$$C_c > \frac{g_{m1}}{g_{m19}} \times C_L$$

$$C_c > \frac{0.369 \times 10^{-3}}{3.64 \times 10^{-3}} \times 5 \times 10^{-12}$$

$$C_c > 0.5 \text{ pF}$$

$$\boxed{0.5 \text{ pF} < C_c < 2.3 \text{ pF}}$$

→ Calculation of  $R_z$ .

- first we get poles from the simulation.

$$\frac{g_{m19}}{C_L} \approx 10.33 \text{ MHz}$$

- for pole zero cancellation.

$$Zero = pole$$

$$\frac{g_{m19}}{2\pi C_c (1 - g_{m19} R_z)} = 10.33 \text{ MHz}$$

$$\boxed{R_z = 24.7 \text{ K}}$$

→ With above  $R_z$  p.m was not meeting specification.

→ so we used.

$$R_z > \frac{1}{g_{m19}} \left( 1 + \frac{C_L}{C_c} \right)$$

$$\boxed{R_z > 2.387 \text{ K}}$$