

CMOS Analog Design

Project:- Rail-to-Rail opamp.

Design flow:-

Requirement:- gain of 2 stages $> 100 \text{ dB}$.

We want to get around 60 dB gain from stage 1. and Rest from the class AB stage.

$$V_{thn} = 0.399 \text{ V} \\ V_{thp} = 0.42 \text{ V} \quad [\text{given in the model file - prm180nm}]$$

Gain of stage 1 is given by

$$|A_{v1}| \approx g_{m1} (g_{m10} r_{o10} r_{o8})$$

$$\text{Assuming } g_{m1} = 0.25 \text{ mS} = g_{m2} = g_{m3} = g_{m4} \\ I_{n0} = I_{p0} = 50 \mu\text{A} \\ I_{p3} = I_{p4} = 50 \mu\text{A}$$

from g_{m1} (we can get (w/L) of M_1, M_2, M_3, M_4)

using formula

$$|g_m| = \sqrt{2 I_D \mu_n C_{ox} (w/L)}$$

→ providing $v_{ds} = v_{ds8} = 0.15 \text{ V}$ to the tail current sources.
(M_5 and M_6)

→ $V_{dd} = 1.8 \text{ V}$ (given)

→ dividing V_{dd} among $M_7, M_8, M_9, M_{10}, M_{11}, M_{12}, M_{13}, M_{14}, M_{15}, M_{16}, M_{17}$.

$$V_{ds} \text{ for } M_7, M_8, M_{17}, M_{18}, M_{11}, M_{12}, M_{13}, M_{14} = 0.3 \text{ V}$$

$$V_{ds} \text{ for } M_9, M_{10}, M_{15}, M_{16} = 0.4 \text{ V} \quad (\text{these may go in triode region first})$$

→ from V_{ds} and current in the $I_{uansistor}$ we can calculate the (W/L) of all $I_{uansistor}$.

→ for finding bias voltages -

$$V_{b3} - V_{gs11} - V_{gs17} - V_{dd} = 0$$

$$V_{b4} - V_{gs14} - V_{gs17} = 0$$

$$-V_{b2} + V_{gs15} + V_{ds17} = 0$$

$$-V_{dd} + V_{ds17} + V_{gs15} + V_{b1} = 0$$

→ r_o can be calculated using formula.

$$r_o = \frac{1}{\lambda I_D}$$

$$\lambda_n = 0.05 \text{ } \lambda_p = 0.1 \text{ } \left. \vphantom{\lambda_n} \right\} \text{ given.}$$

→ according to the above assumption,
Hand Calculation gain is -

$$A_{v1} = 2380$$

$$|A_{v1}| \approx 67.5 \text{ dB}$$

→ with simulation
Stage 1 gain.

$$|A_{v2}| = 68.20 \text{ dB}$$