

SEC=0 Case

SEC	D	WE	Q _{pub N-1}	Q _{pub N}
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	0	1
0	0	0	1	1
0	0	1	1	0
0	1	0	1	1
0	1	1	1	1

Behavior:
When WE=1, the MUX transmits input data that writes to the register as long as D changes over rising clock edge. When WE=0, reg retains previous state.

SEC	D	WE	Q _{sec N-1}	Q _{sec N}
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	0	0
0	0	0	1	0
0	0	1	1	0
0	1	0	1	0
0	1	1	1	0

Behavior:
When SEC=0, NAND ⇒ INV will always pass 0 to the positive-edge reg, regardless of D and WE values.

SEC=1 Case

Summary:
When secen mode is on, Q_{pub} port retains existing state, and Q_{sec} register is enabled with a write toggle.
When secen mode is off, Q_{sec} is erased, and Q_{pub} functions as normal register.

SEC	D	WE	Q _{pub N-1}	Q _{pub N}
1	0	0	0	0
1	0	1	0	0
1	1	0	0	0
1	1	1	0	0
1	0	0	1	1
1	0	1	1	1
1	1	0	1	1
1	1	1	1	1

Behavior:
When SEC=1, Q_{pub} holds its previous value.

SEC	D	WE	Q _{sec N-1}	Q _{sec N}
1	0	0	0	0
1	0	1	0	0
1	1	0	0	0
1	1	1	0	1
1	0	0	1	1
1	0	1	1	0
1	1	0	1	1
1	1	1	1	1

Behavior:
When SEC=1, if WE=0, then existing Q_{SEC} value is transmitted by MUX and sent back to reg. If WE=1, D value is written to reg, as long as D changes on rising clock edge.