




| - | 6 | 5 | 4 | 3 | 2 | 1 | - |
|---|---|---|---|---|---------------------------|---|---|
| Е | | spacing=5; inner layer spacing nil(microstrip) and 9 mil(striplinand asymmetry layer stackup. | | | | | E |
| | JUMPERS | | | | | | |
| D | A - Enalbe/disable local B - LVDS clock fanout installed: will fanout removed: fanout bot C - installed: shutdown D - installed: shutdown | only remote RCLK clock. h RCLK and local clock 2.5V and 1.2V VRs | | | | | D |
| С | | | | 2015-01-20 fixed RJ45 pinout error for remote 2013-10-09 pcb: changed 2 pin molex conne 2013-10-10 sch: changed thermal wall hole | ector to use bigger holes | | С |
| В | | | | | | | В |
| A | | | | | ID | titution: University of Hawai'i at Manoa High Energy Physics Group Instrumentation Development Lab title: SCROD revision: A5 AB design #: IDL_15_002 circuit design: IDLAB PCB design: IDLAB sheet #: 1 eet description: block diagram e last modified: 2015-01-17 | A |























| | 6 | 5 | 4 | 3 | 2 | 1 | |
|---|---|---|---|---|---|--|---|
| E | | FPGA-E | | | | | E |
| | | J3_104_M4 J3_110_N3 J1_023_N2 M4 IO_L58P_4 IO_L58N_VREF_4 IO_L59P_M4DQ14 | | | | | |
| D | | J1 024 N1 | 5.4 SN_4 _4 1_4 4_4 4_4 4_4 4_4 5N_4 4_4 | | | | D |
| | | J3_102_J4 J3_108_J3 J3_029_L9 J4_10_L68P_M4DM I0_L69P_M4LDM L9_10_L70P_M4PASN | _4 _4 _1 _4 | | | | |
| С | | J3_017_L4 | 4 4 4 4 6 4 4 6 6 4 6 6 6 6 6 6 6 6 6 6 | | | | C |
| | | J3_106_G3 | 4 4 T_4 4 4 | | | | |
| В | | J3_097_R6 J3_024_H6 J3_021_H5 H6 H6 I0_L82N_M4A14 I0_L83P_4 I0_L83N_VREF_4 XC6SLX150T-FG 52 pir | 676 | | | | В |
| | | | | | | | |
| A | | | | | IDLAB of circuit PC: sheet of date las | ion: University of Hawai'i at Manoa High Energy Physics Group Instrumentation Development Lab title: SCROD revision: A5 design #: IDL_15_002 t design: IDLAB B design: IDLAB sheet #: 11 description: FPGA banks 0-5 t modified: 2015-01-17 | A |

