

University of Hawai'i Manoa Version 0.992 May 2015 Instrumentation Development Laboratory

TARGETX

16-channel, GSPS Transient Waveform Recorder with Self-Triggering and Fast, Selective Window Readout

General Description

The Belle II KLM production readout version of the TARGET ASIC (TARGETX) is a 16-channel transient waveform recorder initially designed to monolithically and inexpensively instrument large deployments of semiconductor photon detectors for large neutrino and muon detectors. The very general nature of the signal recording, the narrow digitization selection window, and fast single conversion make it useful in a number of applications. In order to support large arrays, self-triggering capabilities have been incorporated to permit event-of-interest identification as well as data sparsification.

Intended for detectors needing sampling rates of 0.5-1 Giga-samples per second (GSPS), triggered readout rates of up to 100kHz are possible, depending upon occupancy, sample resolution and serial readout speed. Each channel has 512 groups of 32 storage cells ("windows"), or 16,384 storage samples available.

Features


- → High density (16 channels)
- → Good timing performance
- → 9-10 bits of single sample resolution
- → Fast conversion (<5us/512 samples)
- → Random access to individual samples
- → Flexible operating modes
- → All biases set with internal DACs


Key Specifications

- → Low power (<10mW/channel)</p>
- → Giga-sample per second recording
- → Selective (windowed) readout
- → 16,384 storage samples/channel

Applications


- → Large scintillator-based muon/neutrino detectors
- → Low-cost, highly integrated systems
- → Collider Detector instrumentation
- → Portable/pocket oscilloscope






Available Packaging
The currently available TARGETX devices are available in a standard TQFP-128 package.

Bonding Diagram



Die Photograph



Pin-out Functional Listing

A detailed list of pin numbers and functionality. Color coding has been used to clarify signal type and group by functionality. Additional comments are provided to indicate relationships, function, or suggested interconnect values. Light blue signals correspond to analog signals and set via internal DAC, and are primarily for monitoring, except for VadjN, VadjP and VrampRef (which required external bypass capacitors).

= VDD = GND = Digital to FPGA = Digital from FPGA = Analog/bias value = Sample speed CTRL = Signal input = Reference terminal = Test point = LVDS inputs

TARGETX ASIC pinout

14-May-14 GSV

Pin #	Pin Name	Connection type	Comments
	RFin_1	PMT input Ch. 1	termination R
	RFN_1	Termination refinput Ch. 1	external, between pins
	RFin_2	PMT input Ch. 2	termination R
	RFN_2	Termination refinput Ch. 2	external, between pins
	RFin_3	PMT input Ch. 3	termination R
	RFN_3	Termination refinput Ch. 3	external, between pins
	RFin_4	PMT input Ch. 4	termination R
	RFN_4	Termination refinput Ch. 4	external, between pins
	RFin_5	PMT input Ch. 5	termination R
	RFN_5	Termination refinput Ch. 5	external, between pins
	RFin_6	PMT input Ch. 6	termination R
	RFN_6	Termination refinput Ch. 6	external, between pins
	RFin_7	PMT input Ch. 7	termination R
	RFN_7	Termination refinput Ch. 7	external, between pins
	RFin 8	PMT input Ch. 8	termination R
	RFN 8	Termination refinput Ch. 8	external, between pins
	RFin 9	PMT input Ch. 9	termination R
18	RFN_9	Termination refinput Ch. 9	external, between pins
	RFin_10	PMT input Ch. 10	termination R
	RFN_10	Termination refinput Ch. 10	external, between pins
	RFin_11	PMT input Ch. 11	termination R
	RFN_11	Termination refinput Ch. 11	external, between pins
	RFin_12	PMT input Ch. 12	termination R
24	RFN_12	Termination refinput Ch. 12	external, between pins
25	RFin_13	PMT input Ch. 13	termination R
26	RFN_13	Termination refinput Ch. 13	external, between pins
27	RFin_14	PMT input Ch. 14	termination R
28	RFN_14	Termination refinput Ch. 14	external, between pins
	RFin_15	PMT input Ch. 15	termination R
30	RFN_15	Termination refinput Ch. 15	external, between pins
31	RFin_16	PMT input Ch. 16	termination R
32	RFN_16	Termination refinput Ch. 16	external, between pins
33	GND33	0V power (GND = VSS)	
	GND33 VDD34	0V power (GND = VSS) 2.5V power (VDD)	
34	VDD34	2.5V power (VDD)	all bits. last = first
34 35	vDD34 eSin	2.5V power (VDD) Serial Input data	all bits, last = first shift in each bit
34 35 36	eSin eSCLK	2.5V power (VDD) Serial Input data Serial clock advance	shift in each bit
34 35 36 37	eSin eSCLK ePCLK	2.5V power (VDD) Serial Input data Serial clock advance Parallel clock load	shift in each bit transfer shifted data
34 35 36 37 38	eSin eSCLK ePCLK eSHout	2.6V power (VDD) Serial Input data Serial clock advance Parallel clock load Serial Shift Out	shift in each bit
34 35 36 37 38 39	eSin eSCLK ePCLK	2.6V power (VDD) Senal input data Senal clock advance Parallel clock load Senal Shift Out 0V power (GND = VSS)	shift in each bit transfer shifted data
34 35 36 37 38 39	VDD34 eSin eSCLK ePCLK eSHout GND39 VDD40	2.5V power (VDD) Senal input data Senal clock advance Parallel dock load Senal Shift Out V power (GND = VSS) 2.5V power (VDD)	shift in each bit transfer shifted data monitor output
34 35 36 37 38 39 40	VDD34 eSin eSCLK ePCLK eSHout GND39 VDD40 eTRG_3	2.5V power (VDD) Senal input data Senal clock advance Parallel clock load Senal Shir Out 0V power (GND = VSS) 2.5V power (VDD) Trigger output #3	shift in each bit transfer shifted data monitor output Ch. 9-12
34 35 36 37 38 39 40 41 42	VDD34 eSin eSCLK ePCLK eSHout GND39 VDD40 eTRG_3 eTRG_4	2.5V power (VDD) Sensi Input data Sensi clock advance Parallel dock load Sensi Shift Out 0V power (SND = VSS) 2.5V power (VDD) Trigger output #3 Trigger output #4	shift in each bit transfer shifted data monitor output Ch. 9-12 Ch. 13-16
34 35 36 37 38 39 40 41 42 43	VDD34 eSin eSCLK ePCLK ePCLK eSHout GND39 VDD40 eTRG_3 eTRG_4 eTRG_5	2.5V power (VDD) Senal input data Senal olock advance Parallel dock load Senal Shirt Out 0V power (SND = VSS) 2.5V power (VDD) Trigger output #3 Trigger output #5 Trigger output #5	shift in each bit transfer shifted data monitor output Ch. 9-12 Ch. 13-16 Multi
34 35 36 37 38 39 40 41 42 43	VDD34 eSin eSCLK ePCLK ePCHK eSHout GND39 VDD40 eTRG_3 eTRG_4 eTRG_5 eTRG_16	2.5V power (VDD) Senal Input data Senal clock advance Parallel clock load Senal Shift Out OV power (OND = VSS) 2.5V power (VDD) Tragger output #3 Tragger output #5 Tragger output #5 Tragger output #5 Tragger output #5 Tragger output #6	shift in each bit transfer shifted data monitor output Ch. 9-12 Ch. 13-16
34 35 36 37 38 39 40 41 42 43 44 45	VDD34 eSin eSCLK ePCLK ePCLK eSHout GND39 VDD40 eTRG_3 eTRG_4 eTRG_5 eTRG_16 GND43	2.5V power (VDD) Senal input data Senal olock advance Parallel dock load Senal Shirt Out 0V power (SND = VSS) 2.5V power (VDD) Trigger output #3 Trigger output #4 Trigger output #5 Trigger output #5 Output #6 Output Power (SND = VSS)	shift in each bit transfer shifted data monitor output Ch. 9-12 Ch. 13-16 Multi 0-15 encoded
34 35 36 37 38 39 40 41 42 43 44 45	VDD34 eSin eSCLK ePCLK eSHout GND39 VDD40 eTRG_3 eTRG_4 eTRG_5 eTRG_16 GND43 eRD_CS_S0	2.5V power (VDD) Serial input data Serial ock advance Parallel dockload Serial Shift Out 0V power (ODD) Trigger output #3 Trigger output #4 Trigger output #6 Trigger output #6 Output #6 Trigger output #7 Trigger output #8 Trigge	shift in each bit transfer shifted data monitor output Ch. 9-12 Ch. 13-16 Multi 0-15 encoded Select
34 35 36 37 38 39 40 41 42 43 44 45 46	VDD34 eSin eSCLK eSCLK eSHout GND39 VDD40 eTRG_3 eTRG_4 eTRG_5 eTRG_16 GND43 eRD_CS_S0 eRD_CS_S1	2.5V power (VDD) Senal input data Senal clock advance Parallel dock load Senal Shift Out 0V power (SND = VSS) 2.5V power (VDD) Trigger output #3 Trigger output #3 Trigger output #4 Trigger output #4 Trigger output #5 Read Column Select Addr. 0 Read Column Select Addr. 1	shift in each bit transfer shifted data monitor output Ch. 9-12 Ch. 13-16 Multi U-15 encoded Select group
34 35 36 37 38 39 40 41 42 43 44 45 46 47 48	VDD34 eSin eSCLK ePCLK ePCLK eSHout GND39 VDD40 eTRG_3 eTRG_4 eTRG_5 eTRG_16 GND43 eRD_CS_S0 eRD_CS_S0 eRD_CS_S1 eRD_CS_S2	2.5V power (VDD) Serial input data Serial ock advance Parallel dockload Serial Shift Out 0V power (ODD) Trigger output #3 Trigger output #4 Trigger output #6 Trigger output #6 Output #6 Trigger output #7 Trigger output #8 Trigge	shift in each bit transfer shifted data monitor output Ch. 9-12 Ch. 13-16 Multi 0-15 encoded Select
34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49	VDD34 eSin eSin eSCLK ePCLK eSHout gND39 VDD40 eTRG_3 eTRG_4 eTRG_5 eTRG_16 eTRG_16 eRD_CS_S1 eRD_CS_S2 eRD_CS_S3	2.5V power (VDD) Senal Incut data Senal clock advance Parallel dock load Senal Short (Short Short Shor	shift in each bit transfer shifted data monitor output Ch. 9-12 Ch. 13-16 Multi Select group of 32 samples
34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 95 50	VDD34 eSin eSCLK ePCLK ePCLK eSHout GND39 VDD40 eTRG_3 eTRG_4 eTRG_5 eTRG_16 GND43 eRD_CS_S0 eRD_CS_S0 eRD_CS_S1 eRD_CS_S2	2.5V power (VDD) Senal input data Senal olock advance Parallel dock load Senal	shift in each bit transfer shifted data monitor output Ch. 9-12 Ch. 13-16 Multi O-15 encoded Select group of 32 samples for Wikinson
34 35 36 37 38 39 40 41 42 43 44 45 46 47 47 48 49 50 51	VDD34 eSin eSin eSCLK ePCLK eSHout GND39 VDD40 eTRG_3 eTRG_4 eTRG_5 eTRG_16 GND43 eND_CS_S1 eRD_CS_S2 eRD_CS_S2 eRD_CS_S3 eRD_CS_S4	2.5V power (VDD) Senal Incut data Senal clock advance Parallel clock load Senal Shirt Out OV power (SND = VSS) 2.5V power (VDD) Trager output #3 Trager output #3 Trager output #4 Trager output #5 Read Column Select Addr. 0 Read Column Select Addr. 1 Read Column Select Addr. 3 Read Column Select Addr. 4 Read Column Select Addr. 3 Read Column Select Addr. 4 Read Column Select Addr. 5	shift in each bit transfer shifted data monitor output Ch. 9-12 Ch. 13-16 Multi Select group of 32 samples
34 35 36 36 37 38 39 40 41 41 42 43 44 45 45 47 48 49 50 51	VDD34 Sin Sin SCENCE SCLK SCLK SCLK SCLK SCHOUT SCHOU	2.5V power (VDD) Serial input data Serial clock advance Parallel dock load Serial Seri	shift in each bit transfer shifted data monitor output Ch. 9-12 Ch. 13-16 Multi O-15 encoded Select group of 32 samples for Wikinson
34 35 36 37 38 39 40 41 42 43 44 45 46 46 47 48 49 50 51 51 52 53	VDD34 Sin Sin SCAN S	2.5V power (VDD) Sonal input data Serial clock advance Parallel clock look advance Parallel clock look Serial Shift Out OV power (NDD = VSS) 2.5V power (VDD) Trigger output #3 Trigger output #3 Trigger output #3 Trigger output #5 Trigger output #5 Trigger output #5 Trigger output #5 Read Column Select Addr 1 Read Column Select Addr 2 Read Column Select Addr 3 Read Column Select Addr 4 2.5V power (VDD) OV power (GND = VSS)	shift in each bit transfer shifted data monitor output Ch. 9-12 Ch. 13-16 Multi 0-15 encoded Select group of 32 samples for Wilsanson Conversion
34 35 36 37 38 39 40 41 42 43 44 45 50 50 51 52 53	VDD34 Sin Sin SCENCE SCLK SCLK SCLK SCLK SCHOUT SCHOU	2.5V power (VDD) Sonal input data Serial clock advance Parallel clock look advance Parallel clock look Serial Shift Out OV power (NDD = VSS) 2.5V power (VDD) Trigger output #3 Trigger output #3 Trigger output #3 Trigger output #5 Trigger output #5 Trigger output #5 Trigger output #5 Read Column Select Addr 1 Read Column Select Addr 2 Read Column Select Addr 3 Read Column Select Addr 4 2.5V power (VDD) OV power (GND = VSS)	shift in each bit transfer shifted data monitor output Ch. 9-12 Ch. 13-16 Multi O-15 encoded Select group of 32 samples for Wilkinson Conversion group of 32 to write
34 35 36 36 37 37 38 39 40 41 41 42 43 44 45 50 51 52 53 53	VDD34 SSCLK SSCLK SPCLK SSTOR SHR0_3 VDD40 SHR0_3 SHR0_4 SHR0_16 GND43 SHR0_16 GND43 SHR0_CS_52 SHR0_CS_52 SHR0_CS_52 SHR0_CS_S2 SHR0_CS_S4 SHR0_CS_S5 SHR0_CS_S5 SHR0_CS_S5 SHR0_CS_S4 SHR0_CS_S4 SHR0_CS_S5 SHR0_CS_S4 SHR0_CS_S5 SHR0_CS_S4 SHR0_CS_S5 SHR0_CS_S4 SHR0_CS_S5 SHR0	2.5V power (VDD) Senal input data Senal clock advance Parallel dock load Senal	shift in each bit transfer shifted data monitor output Ch. 9-12 Ch. 13-16 Multi 0-15 encoded Select group of 32 samples for Wilsanson Conversion
34 35 36 37 37 38 39 40 41 42 43 44 44 47 48 49 50 51 51 52 53 54 55 55	VDD34 eSCLK ePCLK ePCLK ePCLK ePCLK ePCLK ePCLK ePCLK ePCLK ePCLK ePCLS	2.5V power (VDD) Serial input data Serial clock advance Parallel dock load Parallel dock load OV power (SND = VSS) 2.5V power (VDD) Trigger output #3 Trigger output #3 Trigger output #4 Trigger output #4 Trigger output #5 Trigger output #5 Trigger output #6 Trigge	shift in each bit transfer shifted data monitor output Ch. 9-12 Ch. 13-16 Multi G-15 encoded Select group of 32 samples for Wikinson Conversion group of 32 to write Normally Ena Normally Ena
34 35 36 37 37 38 39 40 41 42 43 44 44 47 48 49 50 51 51 52 53 54 55 55	VDD34 eSCLK ePCLK ePCLK ePCLK eND39 vDD40 eTR6_3 eTR6_6 eTR6_6 eTR6_6 eTR6_3 eTR6_5 eTR6_6 eTR6_3 eRD_CS_52 eRD_CS_53 eRD_CS_53 eRD_CS_54 eRD_CS_55 eRD_CS_55 eRD_CS_55 eRD_CS_54 eRD_CS_55 eRD_CS_55 eRD_CS_64 eRD_CS_55 eRD_CS_64 eRD_CS_55 eRD_CS_64 eRD_CS_65 eRD_CS	2.5V power (VDD) Serial input data Serial clock advance Parallel dock load Serial Serial Serial County OV power (SND = VSS) 2.5V power (VDD) Trigger output #3 Trigger output #3 Trigger output #4 Trigger output #4 Trigger output #5 Trigger output #5 Trigger output #6 Trigger output	shift in each bit transfer shifted date monitor output Ch. 9-12 Ch. 13-16 Multi 0-15 encoded Select group of 32 samples for Wilkinson Conversion group of 32 to write Normally Ena
34 35 36 37 38 39 40 41 42 43 44 45 55 55 55 56 57	VDD34 eSCLK ePCLK ePCLC	2.5V power (VDD) Sorial incut data Serial clock advance Parallel clock lod vance Parallel clock lod vance Parallel clock lod vance Serial Shift Out 00 power (SND = VSS) 2.5V power (VDD) Trigger output #5 Read Column Select Addr. 0 Read Column Select Addr. 1 Read Column Select Addr. 1 Read Column Select Addr. 2 Read Column Select Addr. 3 Read Column Select Addr. 5 2.5V power (VDD) 00 power (SND = VSS) Clear Wite Address Counter WR 1 Enable WR 2 Enable WR 2 Enable Wilsinson Glock VDS Wilsinson Glock VDS	shift in each bit transfer shifted data monitor output Ch. 9-12 Ch. 13-16 Multi G-15 encoded Select group of 32 samples for Wikinson Conversion group of 32 to write Normally Ena Normally Ena
34 35 36 37 38 39 40 41 42 43 44 45 50 50 55 55 56 57 57	VDD34 eSCLK ePCLK ePCLS	2.5V power (VDD) Senal input data Senal clock advance Parallel dock load Senal	shift in each bit transfer shifted data monitor output Ch. 9-12 Ch. 13-16 Multi G-15 encoded Select group of 32 samples for Wikinson Conversion group of 32 to write Normally Ena Normally Ena
34 35 36 37 39 40 41 41 42 43 44 45 46 46 49 50 51 53 53 55 56 57 57 58 58 58 58 58 58 58 58 58 58 58 58 58	VDD34 eSin eSick ePick e	2.5V power (VDD) Senal input data Serial clock advance Parallel clock advance Parallel clock lod V power (NDD = VSS) 2.5V power (VDD) Trigger output #3 Trigger output #3 Trigger output #3 Trigger output #5 Trig	shift in each bit transfer shifted date monitor output Ch. 9-12 Ch. 13-16 Multi 0-15 encoded Select group of 32 samples for Wilkinson Conversion group of 32 to write Normally Ena Normally Ena Normally Ena D
34 35 36 37, 38, 39, 40 41, 42, 43, 44, 44, 44, 45, 50, 50, 51, 55, 53, 53, 55, 56, 57, 58, 59, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50	VDD34 eSCLK ePCLK ePCLS ePRC_3 ePRC_5 ePRC_5 ePC_5 eP	2.5V power (VDD) Serial Input data Serial Clock advance Parallel clock advance Parallel clock advance Parallel clock advance Parallel clock (Advance Parallel clock (Advance Parallel Clock Tingger output #3 Tingger output #3 Tingger output #3 Tingger output #5 Tingger output #5 Tingger output #5 Tingger output #6 Ting	shift in each bit transfer shifted data monitor output Ch. 9-12 Ch. 13-16 Multi G-15 encoded Select group of 32 samples for Wikinson Conversion group of 32 to write Normally Ena Normally Ena
34 353 363 373 393 401 41 42 43 44 45 46 47 48 49 50 51 55 55 56 57 58 59 60 61 61 62 63 64 65 65 65 65 65 65 65 65 65 65	VDD34 eSin eScLK eSitout eSito	2.5V power (VDD) Sorial input data Serial clock advance Parallel clock advance Parallel clock advance Parallel clock advance Parallel clock advance Over (NDD = VSS) 2.5V power (VDD) Tragger output #3 Tragger output #3 Tragger output #3 Tragger output #5 Tragger ou	shift in each bit transfer shifted date monitor output Ch. 9-12 Ch. 13-16 Multi 0-15 encoded Select group of 32 samples for Wilkinson Conversion group of 32 to write Normally Ena Normally Ena Normally Ena D
34 35 36 37, 38, 39, 40 41, 42, 43, 44, 44, 45, 50, 51, 55, 55, 55, 56, 57, 59, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60	VDD34 eSCLK ePCLK ePCLC	2.5V power (VDD) Serial Input data Serial Clock advance Parallel clock advance Parallel clock advance Parallel clock advance Parallel clock (Advance Parallel clock (Advance Parallel Clock Tingger output #3 Tingger output #3 Tingger output #3 Tingger output #5 Tingger output #5 Tingger output #5 Tingger output #6 Ting	shift in each bit transfer shifted date monitor output Ch. 9-12 Ch. 13-16 Multi 0-15 encoded Select group of 32 samples for Wilkinson Conversion group of 32 to write Normally Ena Normally Ena Normally Ena D

Pin # Pin Name	Connection type	Comments
65 eSmplSel_S1	Converted sample Addr select #	1 Least signif bit
66 eSmpISI_Any	Enable any samples	off during convII
67 VDD67 68 GND68	2.5V power (VDD)	
	0V power (GND = VSS) Serial Data Out Ch. 16	MSB to LSB
69 eDO_16 70 eDO_15	Serial Data Out Ch. 15	MIOD TO COD
71 eDO_14	Serial Data Out Ch. 14	MSB to LSB
72 eDO_13	Serial Data Out Ch. 13	
73 eDO_12	Serial Data Out Ch. 12 Serial Data Out Ch. 11	MSB to LSB
74 eDO_11 75 eDO_10	Serial Data Out Ch. 11	MSB to LSB
76 eDO_9	Serial Data Out Ch. 9	
77 VDD77	2.5V power (VDD)	
78 GND78	0V power (GND = VSS)	
79 eSR_Clear 80 eSR_Clock	Clear data Shift Reg Advance Shift Register data	not required or load, depending:
81 eSR_SEL	Select SR_Clock behaviour	L=SR; H=Load
82 VDD82	2.5V power (VDD)	E-011,11-2000
83 GND83	0V power (GND = VSS)	
84 eDO_8	Serial Data Out Ch. 8	MSB to LSB
85 eDO_7 86 eDO_6	Serial Data Out Ch. 7 Serial Data Out Ch. 6	MSB to LSB
87 eDO_5	Serial Data Out Ch. 5	MOD IO LOD
88 eDO_4	Serial Data Out Ch. 4	MSB to LSB
89 eDO_3	Serial Data Out Ch. 3	
90 eDO_2 91 eDO_1	Serial Data Out Ch. 2 Serial Data Out Ch. 1	MSB to LSB
92 VDD92	2.5V power (VDD)	
93 GND93	0V power (GND = VSS)	
94 eDONE	AND of all DONE	ADC complete
95 eCLR	Wilkinson Clear	@ Wilk Start
96 GND96	0V power (GND = VSS)	
97 VDD97	2.5V power (VDD)	
98 GND98	2.5V power (VDD) 0V power (GND = VSS)	alone all registers
98 GND98 99 eRegCLR	Global register clear	clear all registers
98 GND98 99 eRegCLR 100 eRD_ENA 101 GND101	Global register clear Enable ReadOut 0V power (GND = VSS)	clear all registers off = no comp
98 GND98 99 eRegCLR 100 eRD_ENA 101 GND101 102 VDD102	Global register clear Enable ReadOut OV power (GND = VSS) 2.5V power (VDD)	off = no comp
98 GND98 99 eRegCLR 100 eRD_ENA 101 GND101 102 VDD102 103 eRD_RS_S2	Global register clear Enable ReadOut 0V power (GND = VSS) 2.5V power (VDD) Select Row Read Addr#2	
98 GND98 99 eRegCLR 100 eRD_ENA 101 GND101 102 VDD102 103 eRD_RS_S2 104 eRD_RS_S1	Global register clear Enable ReadOut 0V power (GND = VSS) 2.5V power (VDD) Select Row Read Addr #2 Select Row Read Addr #1	off = no comp
98 GND98 99 eRegCLR 100 eRD ENA 101 GND101 102 VDD102 103 eRD_RS_S2 104 eRD_RS_S1 105 eRD RS_S0	Global register clear Enable ReadOut 0V power (GND = VSS) 2.5V power (VDD) Select Row Read Addr #2 Select Row Read Addr #1 Select Row Read Addr #0	off = no comp
98 GND98 99 eRegCLR 100 eRD_ENA 101 GND101 102 VDD102 103 eRD_RS_S2 104 eRD_RS_S1	Global register clear Enable ReadOut 0V power (GND = VSS) 2.6V power (VDD) Select Row Read Addr#2 Select Row Read Addr#0 OV power (GND = VSS) 0V power (GND = VSS)	off = no comp
98 GND98 99 eRegCLR 100 eRD_ENA 101 GND101 102 VDD102 103 eRD_RS_S2 104 eRD_RS_S1 105 eRD_RS_S0 106 GND108 107 VDD107 108 eRamp	Global register clear Enable ReadOut 0V power (GND = VSS) 2.6V power (VDD) Select Row Read Addr#1 Select Row Read Addr#1 Select Row Read Addr#1 0V power (GND = VSS) 2.6V power (VDD) Wildinson Ramp control	off = no comp MSB LSB H=Ramp; L=Vdisc
98 GND98 99 eRegCLR 100 eRD ENA 101 GND101 102 VDD102 103 eRD_RS_S2 104 eRD_RS_S1 105 eRD_RS_S0 106 GND106 107 VDD107 108 eRamp 109 CMP_VSS	Global register clear Enable ReadOut 0V power (GND = VSS) 2.5V power (VDD) Select Row Read Addr #2 Select Row Read Addr #1 Select Row Read Addr #0 0V power (GND = VSS) 2.5V power (VDD) Wilsnson Ramp control Wilsnson Ramp cortrol	off = no comp MSB LSB H=Ramp; L=Vdisc set to GND
98 GND98 99 eRegCLR 100 eRD_ENA 101 GND101 102 VDD102 103 eRD_RS_S2 104 eRD_RS_S1 105 eRD_RS_S0 106 GND106 107 VDD107 108 eRamp 109 CMP_VSS 110 Vdscharge	Global register clear Enable ReadOut 0V power (GND = VSS) 2.5V power (VDD) Select Row Read Addr#1 Select Row Read Addr#1 Select Row Read Addr#1 0V power (GND = VSS) 2.5V power (VDD) Wisinson Ramp control Wisinson Ramp control Wisinson Ramp Start voltage	MSB LSB H=Ramp; L=Vdisc set to GND set by int, DAC
98 GND98 99 eRegCLR 100 eRD ENA 101 GND101 102 VDD102 103 eRD_RS_S2 104 eRD_RS_S1 105 eRD_RS_S0 106 GND106 107 VDD107 108 eRamp 109 CMP_VSS 110 Vdscharge 111 RampMon	Global register clear Enable ReadOut 0V power (GND = VSS) 2.5V power (VDD) Select Row Read Addr #2 Select Row Read Addr #3 Select Row Read Addr #0 0V power (GND = VSS) 2.5V power (VDD) Wilsnson Ramp control Wilsnson Ramp Start voltage Butfered copy of VMIk Ramp	off = no comp MSB LSB H=Ramp; L=Vdisc set to GND set by inf. DAC direct observation
98 GND98 99 eRegCLR 100 eRD ENA 101 GND101 102 VDD102 103 eRD RS, S2 104 eRD, RS, S1 105 eRD RS S0 106 GND106 107 VDD107 108 eRamp 109 CMP_VSS 110 Vdscharge 111 RampMon 112 ISEL	Global register clear Enable ReadOut 0V power (GND = VSS) 2.5V power (VDD) Select Row Read Addr#1 Select Row Read Addr#1 Select Row Read Addr#1 0V power (GND = VSS) 2.5V power (VDD) Wisinson Ramp control Wisinson Ramp control Wisinson Ramp Start voltage	MSB LSB H=Ramp; L=Vdisc set to GND set by int, DAC
98 GND98 99 eRegCLR 100 eRD ENA 101 GND101 102 VDD102 103 eRD RS_S2 104 eRD_RS_S1 105 eRD RS_S0 108 GND106 107 VDD107 108 eRamp 109 CMP_VSS 110 Vdscharge 111 RampMon 112 ISEL 113 VrampRef	Global register clear Enable ReadOut 0V power (GND = VSS) 2.6V power (VDD) Select Row Read Addr#1 Select Row Read Addr#1 Select Row Read Addr#1 0V power (GND = VSS) 2.5V power (VDD) Wildinson Ramp control Wildinson Ramp control Wildinson Ramp Start voltage Buffered copy of Wilk Ramp Monitor for Wilk Ramp (V out) Charjing node 0V power (GND = VSS)	off = no comp MSB LSB H=Ramp; L=Vdrsc set to GND set by int, DAC direct observation set by int, DAC
98 GND98 99 eRegCLR 100 eRD ENA 101 GND101 102 VDD102 103 eRD_RS_S1 105 eRD_RS_S1 105 eRD RS S0 106 GND106 107 VDD107 108 eRamp 109 CMP_VSS 110 Vdischarge 111 RampMon 112 ISEL 113 VrampR ef 114 GND114 115 VDD115	Global register clear Enable ReadOut 0V power (GND = VSS) 2.5V power (VDD) Select Row Read Addr #2 Select Row Read Addr #3 Select Row Read Addr #3 Select Row Read Addr #3 0.25V power (NDD) Wilsinson Ramp control Wilsinson Ramp Start voltage Butfered copy of Wilk Ramp Monitor for Wilk Ramp I (V out) Charging node 0V power (GND = VSS) 2.5V power (VDD)	MSB LSB H=Ramp; L=Vdisc set to GND set by int. DAC direct observation set by int. DAC 50-100pF typ
98 GND98 99 eRegCLR 100 eRD ENA 101 GND101 102 VDD102 103 eRD_RS_S2 104 eRD_RS_S1 105 eRD RS S0 106 GND108 107 VDD107 108 eRamp 109 CMP_VSS 110 Vdscharge 111 RampMon 112 ISEL 113 V7mmRef 114 GND114 115 VDD114 116 VND114	Global register clear Enable ReadOut 0V power (GND = VSS) 2.6V power (VDD) Select Row Read Addr#1 OV power (GND = VSS) 2.6V power (VDD) Wilsnson Ramp control Wilsnson Ramp Start voltage Butfered copy of VMik Ramp Monitor for Wilk Ramp I (V out) Charajan pade 0V power (GND = VSS) 2.6V power (VDD) Montor timing sgnals	off = no comp MSB LSB H=Ramp; L=Vdrsc set to GND set by int, DAC direct observation set by int, DAC
98 GND98 99 eRegCLR 100 eRD ENA 101 GND101 102 VDD102 103 eRD_RS_S1 105 eRD_RS_S1 105 eRD_RS_S0 106 GND106 107 VDD107 108 eRamp 109 CMP_VSS 110 VdScharge 111 RampMon 112 ISEL 113 VrampRef 114 GND114 115 VMD116 116 eMON_Timing 117 GND117	Global register clear Enable ReadOut 0V power (GND = VSS) 2.5V power (VDD) Select Row Read Addr#1 Select Row Read Addr#1 Select Row Read Addr#1 Select Row Read Addr#1 0V power (GND = VSS) 2.5V power (VDD) Wilsinson Ramp control Wilsinson Ramp control Wilsinson Ramp control Wilsinson Ramp (Vout) Wilsinson Ramp (Vout) Charging node 0V power (GND = VSS) 2.5V power (VDD) Montof from (GND = VSS) 2.5V power (VDD) Montof thming signals 0V power (GND = VSS)	off = no comp MSB LSB LSB H=Ramp, L=Vdiso set to GND set by int DAC direct observation set by int DAC set by int DAC solutions of the complete by int, DAC solutions of the complete by int, DAC solutions of the complete by int, DAC solutions of the complete by int DAC solutions of the complete by interesting the complete by the co
98 GND98 99 eRegCLR 100 eRD ENA 101 GND101 102 VDD102 103 eRD_RS_2 104 eRD_RS_S1 105 eRD_RS_S0 106 GND106 107 VDD107 108 eRamp 109 CMP_VSS 110 Vdscharge 111 RampMon 112 ISEL 113 VrampRef 114 GND114 115 VDD116 116 eMON_timing 117 GND117 118 eTRG_2 119 eTRG_1	Global register clear Enable ReadOut 0V power (GND = VSS) 2.5V power (VDD) 3.5V power (VDD) 4.5V power (VDD) 4.5V power (GND = VSS) 2.5V power (VDD) 4.5V power (GND = VSS) 2.5V power (VDD) 4.5V power (GND = VSS) 7.5V power (VDD) 4.5V power (VD	MSB LSB H=Ramp; L=Vdisc set to GND set by int. DAC direct observation set by int. DAC 50-100pF typ
98 GND98 99 eRegCLR 100 eRD ENA 101 GND101 102 VDD102 103 eRD_RS_S1 104 eRD_RS_S1 105 eRD RS S0 108 GND108 107 VDD107 108 eRemp 109 CMP_VSS 110 Vdscharge 111 RampMon 112 ISEL 113 VrempRef 114 GND114 115 VDD116 116 eMON_Timing 117 GND117 118 eTRG_2 119 eTRG_1 120 VDD120	Global register clear Enable ReadOut 0V power (GND = VSS) 2.6V power (VDD) Select Row Read Addr #2 Select Row Read Addr #1 Select Row Read Row Read Ro	off = no comp MSB LSB H=Ramp, L=Vdisc set to 6ND set by int DAC direct observation set by int DAC 50-100pF typ MUXed Ch. 5-8
98 GND98 99 eRegCLR 100 eRD ENA 101 GND101 102 VDD102 103 eRD RS, S2 104 eRD_RS_S1 105 eRD RS S0 106 GND106 107 VDD107 108 eRamp 109 CMP_VSS 110 Vdscharge 111 RampMon 112 ISEL 113 VrampRef 114 GND114 115 VDD115 118 eFRG_2 119 eFRG_1 120 VDD120 121 GND121 121 GND121	Global register clear Enable ReadOut 0V power (GND = VSS) 2.6V power (VDD) Select Row Read Addr#1 Select Row Read Row Read Select Row Read Read Select Row Read Select Row Read Read Select Row Read Read Select Row Read Read Select Row Read Read Select Row	off = no comp MSB LSB H=Ramp, L=Vdisc set to 6ND set by int DAC direct observation set by int DAC 50-100pF typ MUXed Ch. 5-8
98 GND98 99 eRegCLR 100 eRD ENA 101 GND101 102 VDD102 103 eRD_RS_S2 104 eRD_RS_S1 105 eRD_RS_S1 105 eRD_RS_S0 106 GND106 107 VDD107 108 eRamp 109 CMP_VSS 110 Vdscharge 111 RampMon 112 ISEL 113 VrampRef 114 GND114 115 VDD116 116 eMON_Timing 117 GND117 118 eTRG_2 119 eTRG_1 120 VDD120 121 GND121	Global register clear Enable ReadOut 0V power (GND = VSS) 2.5V power (VDD) Select Row Read Addr #2 Select Row Read Addr #3 OV power (GND = VSS) 2.5V power (VDD) Wilsinson Ramp control Wilsinson Ramp Start voltage Butfered copy of Wilk Ramp Monitor for Wilk Ramp I (V out) Charging node 0V power (GND = VSS) 2.5V power (VDD) Monitor timing signals 0V power (GND = VSS) 1 ripger output #2 1 ripger output #3 2.6V power (VDD) 0V power (GND = VSS) Sampling NMOS current Adj	off = no comp MSB LSB H=Ramp, L=Vdisc set to 6ND set by int DAC direct observation set by int DAC 50-100pF typ MUXed Ch. 5-8
98 GND98 99 eRegCLR 100 eRD ENA 101 GND101 102 VDD102 103 eRD RS, S2 104 eRD RS, S1 105 eRD RS S0 108 GND108 107 VDD107 108 eRamp 109 CMP_VSS 110 Vdscharge 111 RampMon 112 ISEL 113 VrampRef 114 GND114 115 VDD115 118 eRMON Timing 117 GND117 118 eTRG_2 119 eTRG_1 120 VDD120 121 GND121 122 VaqN	Global register clear Enable ReadOut 0V power (GND = VSS) 2.6V power (VDD) Select Row Read Addr #1 OV power (GND = VSS) 2.6V power (VDD) Wilkinson Ramp control Wilkinson Ramp Start voltage Butfered copy of Wilk Ramp I (V out) Charping pode 0V power (GND = VSS) 2.6V power (VDD) Monotor timp signals 0V power (GND = VSS) 1 rigger output #1 1.6V power (GND = VSS) Sampling MMOS current Adj 0V power (GND = VSS) Sampling MMOS current Adj 0V power (GND = VSS)	off = no comp MSB LSB H=Ramp, L=Vdisc set to GND set by int DAC direct observation set by int DAC 50-100pF typ MUXed Ch. 5-8 Ch. 1-4
98 GND98 99 eRegCLR 100 eRD ENA 101 GND101 102 VDD102 103 eRD_RS_S1 104 eRD_RS_S1 105 eRD_RS_S0 106 GND106 107 VDD107 108 eRamp 109 CMP_VSS 110 Vdischarge 111 RampMon 112 ISEL 113 VrampRef 114 GND114 115 VDD116 116 eMON_Timing 117 GND117 118 eTRG_1 119 eTRG_1 120 VDD120 121 GND121 122 VadN 123 GND123 124 VadP	Global register clear Enable ReadOut 0V power (GND = VSS) 2.5V power (VDD) Select Row Read Addr#2 Select Row Read Addr#2 Select Row Read Addr#3 Select Row Read Addr#3 Select Row Read Addr#3 Select Row Read Addr#3 OV power (SND a VSS) 2.5V power (VDD) Wilsinson Ramp Start voltage Buttered copy of Wilk Ramp Montor for Wilk Ramp I (V out) Charging node 0V power (GND = VSS) 2.5V power (VDD) Montor timing signals 0V power (GND = VSS) Trigger output #2 Trigger output #2 Trigger output #3 Trigger output #3 Trigger output #3 Sampling NMOS current Adj 0V power (GND = VSS) Sampling NMOS current Adj 0V power (GND SS) Sampling NMOS current Adj	off = no comp MSB LSB H=Ramp; L=Vdisc set to GND set by int DAC direct observation set by int DAC drect observation Ch. 5-8 Ch. 1-4 int/ext
98 GND98 99 eRegCLR 100 eRD ENA 101 GND101 102 VDD102 103 eRD_RS_S1 104 eRD_RS_S1 105 eRD_RS_S1 105 eRD RS S0 106 GND106 107 VDD107 108 eRamp 109 CMP_VSS 110 Vdscharge 111 RampMon 112 ISEL 113 VrampRef 114 GND114 115 VDD115 118 eVD115 118 eVD116 119 eVD110 121 GND121 122 VDD120 123 GND123 124 VadP 125 SSTin_p	Global register clear Enable ReadOut 0V power (GND = VSS) 2.6V power (VDD) Select Row Read Addr #2 Select Row Read Addr #1 Sel	off = no comp MSB LSB H=Ramp, L=Vdisc set to GND set by int. DAC direct observation set by int. DAC 50-100pF typ MUXed Ch 5-8 Ch 1-4 int/ext
98 GND98 99 eRegCLR 100 eRD ENA 101 GND101 102 VDD102 103 eRD RS S2 104 eRD_RS_S1 105 eRD RS S0 106 GND106 107 VDD107 108 eRamp 109 CMP_VSS 110 Vdscharge 111 RampMon 112 ISEL 113 VrsmpRef 114 GND114 115 VDD115 118 eMON_Timing 117 GND117 118 eTRG_2 119 eTRG_1 120 VDD120 121 GND121 122 VadN 123 GND123 124 VadP 125 SSTin_p 126 SSTin_p	Global register clear Enable ReadOut 0V power (GND = VSS) 2.6V power (VDD) Select Row Read Addr#1 OV power (GND = VSS) 2.6V power (VDD) Wildinson Ramp control Wildinson Ramp Start voltage Buffered copy of Wilk Ramp Monitor for Wilk Ramp (V out) Charging node 0V power (GND = VSS) 2.6V power (VDD) Montor timn gignals 0V power (GND = VSS) Trigger output #1 2.6V power (GND = VSS) Sampling NMOS current Adj SSTin (VOS SSTIN (VOS)	off = no comp MSB LSB H=Ramp; L=Vdisc set to GND set by int DAC direct observation set by int DAC drect observation Ch. 5-8 Ch. 1-4 int/ext
98 GND98 99 eRegCLR 100 eRD ENA 101 GND101 102 VDD102 103 eRD_RS_S1 104 eRD_RS_S1 105 eRD_RS_S1 105 eRD RS S0 106 GND106 107 VDD107 108 eRamp 109 CMP_VSS 110 Vdscharge 111 RampMon 112 ISEL 113 VrampRef 114 GND114 115 VDD115 118 eVD115 118 eVD116 119 eVD110 121 GND121 122 VDD120 123 GND123 124 VadP 125 SSTin_p	Global register clear Enable ReadOut 0V power (GND = VSS) 2.6V power (VDD) Select Row Read Addr #2 Select Row Read Addr #1 Sel	off = no comp MSB LSB H=Ramp, L=Vdisc set to GND set by int. DAC direct observation set by int. DAC 50-100pF typ MUXed Ch 5-8 Ch 1-4 int/ext

Absolute Maximum Ratings

Supply Voltage (VDD)	-0.4V to +3.6V
Voltage Input Digital lines	-0.3V to +3.3V
Voltage Input Signal pins ¹	+0.4 to +2.8V
Voltage any output pin	TBD
Input Current (non-power)	TBD
Package Input Current	TBD
Max Junction Temperature	TBD
Thermal Resistance	TBD
Package Dissipation	TBD
+ Many other specs	TBD
Storage temperature ²	-65C to +150C

Note 1: Minimal input protection diode structure Note 2: Soldering process must comply with ASAT Technologies Reflow Temperature Profile Specifications

Operating Ratings

Operating Temperature	-0.4V to +3.6V
Supply Voltage	-0.3V to +3.3V
Output Signal Levels	+0.4 to +2.8V
SSTout strobe jitter	TBD
SSTout Duty Cycle	TBD
Analog Input Pins	TBD
Vped	+0.4V to +2.8V

Some good measurements to be done

Converter Electrical Characteristics

Stored samples in the TARGETX are converted into output digital code using a Wilkinson technique, where a ramp converts the analog value into a binary output time. These time intervals, from the beginning of ramp until the count time is latched using a fast Gray code counter, is proportional to the stored analog value. By changing the ISEL (ramp rate) and VrampRef (external capacitor), the conversion ramp time slope can be manipulated. Performance and number of bits of resolution depend upon this ramp slope and Wilkinson clock provided externally (typically from FPGA).

Symbol	Parameter	ter Conditions		Limits	Units
INL	Integral Non- linearity	Full scale input	TBD	TBD	Bits (min)
DNL	Differential Non-linearity	Full scale input	TBD	TBD	Bits (min)
Tacq	Conv. Cycle time	16 channels * 32x in parallel	1	TBD	us
ENC	Equivalent Noise	No signal	TBD	TBD	Bits (min)

Table of Contents

Absolute Maximum Ratings Converter Electrical Characteristics	
Operational Overview	
nput Coupling	
Frigger Functionality	
Sample Timing Generator	
Sampling Speed Stabilization	
Sampling Speed Adjustment	
Sampling Speed Measurement	Datasheets don't
Serial Config/DAC	Datasficets doll t
L2-bit DACs	usually have TOC
L2-bit DAC Settings	
FRGSumbias	
FRGbias	(DDE and goodshahla
Wbias	(PDF are searchable
Геmperature Dependence	– so people can
CMPbiasIn (a/k/a CMPbias)	– so people can
FRGGbias	usually find what
Sampbias1, Sampbias2 (a/k/a Vbs1, Vbs2	_
Pubias	they want/need that
ΓRGthresh	•
/dlyN, VdlyP (a/k/a VadjN, VadjP)	
MonTRGthresh	
OBbias	
SBbias	
sel Voltage Ramp Adjustment and Vdisc	- -
Ramping Capacitor [Cramp] dependence	
Storage Array Addressing	
Storage Settling Time	
Continuous Sampling	
Required State Machine	
FARGETX Evaluation Board	
Packaging Mechanics	
Package Details	

Input Coupling

To permit the highest possible input frequency response that TARGETX has been designed with a reference signal, tied to an input pedestal voltage (Vped) and used for common mode rejection, to complement the raw input signal. This reference is provided with high ESD protection. The raw high-frequency input is not. Therefore it is highly recommended that a fast, low capacitance RF-rated input protection diode be used on these inputs. The basics of this RF input structure have been evaluated previously and the expected performance is simulated below.

RF input:

- → S11, S21(?)
- Smith chart
- Amplitude roll-off



10MHz

100MHz

Frequency


Due to the active elements in the amplification path, the SPICE simulated input frequency is expected to be more like 500MHz for the gain shown on the next page. Unlike TARGET, because the amplifier is on the storage sample output, instead of the input, the gain-bandwidth of the amplifier does not significantly degrade the large amplitude response.

Trigger Functionality

- **→** Characterize S-curves
- → Demonstrate pattern functionality

ADC Transfer Function

The transfer function of the ADC which shows voltage input to the ASIC versus the output code of the ASIC. The plot is the average of 31 samples.




Need some verbiage here:

- Measure INL and DNL
- Uniformity channel-channel

Operational Overview

The figure below outlines the key functional blocks of the TARGETX ASIC. External to this ASIC it is assumed that any gain required is provided externally. While the input is consistent with a low impedance one, external termination is expected to turn any current output device into an input voltage.



TARGETX is a 16-channel device where both a signal and its reference signal are input to the ASIC, to provide a well-defined impedance into the sampling array on die (with stub on die for rest of input line).

Control of the timing samples is provided by a configurable timing generator that is driven by the **SSTin** input LVDS signal, as described in detail in the **Sample Timing Generator** section. In order to provide continuous sampling, sampling and transfer to a much larger storage array is performed on groups of 32. When acquisition occurs in one group of 32, the other group of 32 are being amplified and buffered by **Buffer Amps** and then written into the **Storage Array**. Independent Write and Read controls permit multi-hit functionality and addressing is described in the **Write/Read ADDR Decode** section.


Utilizing all 512 atomic storage groups of 32 samples, a depth of 16,384 samples is available for either multi-event buffering or up to $16\mu s$ of trigger latency. Groups of 32 are randomly accessible for readout. Once selected, the 32 storage cells in all 16 channels are powered up for Wilkinson ADC conversion. The **Wilkinson Ramp Generator** block (not shown) generates and broadcasts a ramp to all channels. At a separately controlled time a counter is started for each channel. In order to reduce power while allowing for a fast clock speed, separate oscillators are provided for each counter. When the voltage ramp crosses the comparator threshold the counter stops and the count then represents the time (ADC code) corresponding to the voltage held in the storage cell.

Digitized samples are selected (again randomly accessible) and then serial transferred on all 16 channels in parallel. Address decoding and sequencing is performed inside the Serial Readout Sequencer block.

Finally, to simply implementation and external board component requirements, many configuration bits and biases are set via on-chip 12-bit DACs. These are detailed in the **Serial Config/DAC** block.

Sample Timing Generator

The sampling speed of the TARGETX is controlled by adjusting the VadjP and VadjN voltage lines. Internally, the base delay element is a current starved inverter.



Schematic of the base timing generator cell. Quiescent, both SSPin and SSTin are low. Sampling begins with SSPin being asserted. At a later time, when SSTin is asserted high, the switches then open and the instantaneous value at the input to the switch is then stored on the sampling capacitors. As long as SSPin is asserted sufficiently far in advance (sampling speed dependent but typically 8ns or more), and stays valid until after SSTin has passed, SSPin itself is not timing critical. Therefore the rising edge of SSTin is the defining timing signal and every effort should be made to maintain its integrity. 64 delayed version of the SSTin is generated with desired delay. The delay line loop feedback adjusts VadjN for optimum sampling, SSTin and SSToutFB phase is compared and the output is connected to a charge pump which its strength is determined by Qbias value. An external capacitor

Sampling Speed Stabilization

It is known that the sampling speed of these delay timing generators is temperature dependent, typically with a value determined to be something like 0.2%/degree C. In order to compensate for this effect, there are 2 mechanisms available. A continuous ring oscillator copy of the delay time generator (with one additional inverter and that output fed back to the input is available as the RCO signal. The SSPout for the last stage of the delay chain is also made available for monitoring and feedback. A number of means can be employed to determine and lock the net delay and they will be updated as testing proceeds.

Sampling Speed Adjustment

As seen at the left, by adjusting the VadiN signal we are able to easily cover 0.5-1.5 GSa/s sampling in SPICE simulation. Very conservative values were used for the parasitic capacitances of the timing generator structure and 20% faster operation has been seen in similar ASICs using essentially the same delay generator circuitry. which indicates operation to just over 2 GSa/s may be possible. Multiple methods are available for locking this sampling frequency, discussed on the preceding page. Sensitivity for a target operating point of 1 GSa/s is presented in the figure below.

Example tuning sensitivity for maintaining stable timebase.

Sampling Speed Measurement

As this is one of the easiest of the adjustments, space reserved for this measurement

Serial Config/DAC

TARGETX, like TARGET2 has a large number of configurable registers. These are loaded via a serial data protocol into a set of shift registers. To permit no-destructive readback and minimize upset to registers not changed, the entire sequence of 363 control bits is shifted into TARGETX via data input pin SIN whose data is advanced on the rising edge of the SCLK pin. After wending its way through the entire signal chain, the value then appears 446 transfer cycles later on the SHout pin. At 50MHz clock rate it takes about 9μs to load the entire register array. Once all values have been serially loaded, the actual control registers are updated using the parallel clock (PCLK) signal. Long routing delays within TARGETX may limit the speed of these signals internally and will need to be verified via test. A register reset pin (RegCLR) is provided though not normally needed.



TARGETX reg	ister map
-------------	-----------


PCLK # Description	PCLK # Description	PCLK # Description	PCLK# Description	PCLK # Description
1 Trigger Threshold	17 Trigger Threshold	33 unused (T7 legacy)	49 Sbbias	65 SSPin LE
2 Wbias	18 Wbias	34 unused (T7 legacy)	50 Vdisch	66 SSPin TE
3 Trigger Threshold	19 Trigger Threshold	35 unused (T7 legacy)	51 Isel	67 WR_ADDR_Incr1 LE
4 Wbias	20 Wbias	36 unused (T7 legacy)	52 Dbbias	68 WR_ADDR_Incr1 TE
5 Trigger Threshold	21 Trigger Threshold	37 unused (T7 legacy)	53 Qbias	69 WR_STRB1 LE
6 Wbias	22 Wbias	38 unused (T7 legacy)	54 Vqbuff	70 WR_STRB1 TE
7 Trigger Threshold	23 Trigger Threshold	39 unused (T7 legacy)	55 VtrimT	71 WR_ADDR_Incr2 LE
8 Wbias	24 Wbias	40 unused (T7 legacy)	56 Misc Digital Reg	72 WR_ADDR_Incr2 TE
9 Trigger Threshold	25 Trigger Threshold	41 unused (T7 legacy)	57 VadjP	73 WR_STRB2 LE
10 Wbias	26 Wbias	42 unused (T7 legacy)	58 VAPbuff	74 WR_STRB2 TE
11 Trigger Threshold	27 Trigger Threshold	43 unused (T7 legacy)	59 VadjN	75 MonTiming SEL
12 Wbias	28 Wbias	44 unused (T7 legacy)	60 VANbuff	76 SSToutFB
13 Trigger Threshold	29 Trigger Threshold	45 unused (T7 legacy)	61 unused (T7 legacy)	77 CMPbias2
14 Wbias	30 Wbias	46 unused (T7 legacy)	62 Vbias	78 Pubias
15 Trigger Threshold	31 Trigger Threshold	47 unused (T7 legacy)	63 TRGGbias	79 CMPbias
16 Wbias	32 Wbias	48 unused (T7 legacy)	64 Itbias	80 TPGreg

As noted in the programming chain, there are 3 different types of registered items: a 1-bit register, a 12-bit DAC and a 12-bit buffered output DAC. The 12-bit DACs come in both a unbuffered output, as well as a buffered output version, depending upon whether the DAC needs to drive a significant load. These buffered DACs also have a DAC that controls the strength of the buffer output, which allows for the possibility of disabling the output by powering off the buffer, and overriding the signal external to the ASIC.

The **SGN** bit sets the polarity of the trigger edge for all channels and is held in a 1-bit register. Another 1-bit register selects either the **SSPout** or **SSTout** signals for monitoring of the sampling speed, if that mechanism is choosen. The Gain settings for each channel is a bit more complicated and will be discussed after the 12-bit DAC itself, as well as the meanings and suggested operating values for these biases.

12-bit DACs

A large number of 12-bit DACs are provided for being able to tune a number of adjustable parameters. They are all based upon a class R-2R ladder design, and the typical output response versus DAC code is provided in the figure below. Inset is the transition seem of the most significant bit of the counter. Note that DAC response is inverted with respect to input code: 000000000000 = 2.5V, 1111111111111b (4095) = 0.0V.



DAC count (counter incremented)

12-bit DAC Settings

Following sequentially through the programming chain the meaning and suggested operating points/trends of these various settings are discussed in the following pages.

TRGSumbias


This is the amplifier bias for the Trigger Sum OTA. As it is not driving a heavy load, it need not be driven hard and is governed by the current draw curve for **Vbias**, which is shown on page 7.

TRGbias

This is the amplifier bias for the Trigger Comparator OTA itself. As the circuit is identical to that of TRGSumbias, its response is also shown on page 7.

Wbias

Adjustment of the WBIAS control voltage can be used to tune the 1-shot output width as seen in the figure at left. comparison with a couple of SPICE reference points indicate that, apart from an observed threshold shift (in part due to level translation offset of an internal buffer amplifier, the same width dependence on WBIAS setting is observed. While narrow output signals can be reliably set. without feedback. temperature dependence is a concern. In future variants the ability to feedback lock using a reference signal will be an important enhancement.




A more comprehensive SPICE simulation of the expected output width as a function of the discharge current, which is independent of the threshold offset observed above.

Temperature Dependence


It has been observed that the trigger output width is temperature dependent. Some feedback control is likely to be needed, for which the **TRGin** and **TRGout** (output monitor) signals are provided.

CMPbiasIn (a/k/a CMPbias)

As shown in the circuit at the right is the base storage cell, where two biases are work in opposition to other through the differential pair compare the Vstore value with the Ramp voltage. Shout is pulled low to end Wilkinson conversion.



Optimal noise performance is expected to be for about a 4-5x stronger CMPbias than PUbias.



TRGGbias


This is the amplifier bias for the Trigger Amplifier OTA, on the input path of every channel. As the circuit is identical to that of TRGSumbias, its response is also shown on page 7.

Sampbias1, Sampbias2 (a/k/a Vbs1, Vbs2)

These are the bias currents for the OTAs that perform the analog gain and transfer as discussed on page 7. For historical reasons they are also known as **Vbs1** and **Vbs2**.

PUbias

As indicated in the diagram on page 14, PUbias works in opposition to CMPbias to enable the differential pair of the compact storage cell to work as a wire-OR ooutput comparator. Something like a 4x-5x stronger CMPbias is suggested for optimum noise performance, though this needs to be studied systematically.



TRGthresh

These thresholds represent the actual thresholds applied to the comparators of the 4 quad trigger outputs, as well the threshold common to all 16 channels.

VdlyN, VdlyP (a/k/a VadjN, VadjP)

These DAC outputs control the sampling timebase adjustment as discussed in detail on page 8.

MonTRGthresh

This DAC sets the monitor trigger channel threshold (typically VDD/2 if using FPGA output as monitor input [TRGin] for continuously monitoring trigger width via TRGout width tracking.

DBbias


This DAC sets buffered DAC bias strength for the SBbias, Isel and Vdischarge DAC outputs.

SBbias

This DAC sets the SuperBuffer drive strength of the Vramp signal fanout.

Isel Voltage Ramp Adjustment and Vdischarge Ramp offset

The Wilkinson ramp slew rate is adjusted by varying the capacitor charging current, denoted ISEL, or by changing the ramping capacitor (Cramp). For large values of ISEL, non-linearities in the ramp have been observed. For very fast ramping times, a small capacitor is preferred. A typical value of 200pF is normally used, corresponding to the current values and typical discharge time shown. Note that both the ramp slew rate and Wilkinson clock rate may be adjusted to set the Conversion Gain (mV/count), though with some restrictions. The ramp starting location is set via the Vdischarge DAC.




Suggested initial operating point: ~100uA = 1.3V

This is the Wilkinson Ramp slope adjustment Simulation is for 200pF Cramp

Ramping Capacitor [Cramp] dependence





To complete the discussion of what input ramping capacitance to use, at left is shown the dependence of the full ramping voltage as a function of the Cramp value chosen.


For CTA applications, taking the nominal ISEL value set above, about 40pF is the appropriate value for a 1us Vramp time.

This is the Wilkinson ramp slope adjustment Quite linear response over this range: 22ns per pF

Storage array addressing

The 64 input samples are partitioned into 2 group of 32 sample writes, which are "ping-ponged" between, allowing continuous sampling. These atomic groups of 32 samples are written into an array that is 512 of such 32 samples deep. Due to wiring restrictions, each input group of 32 samples can only be written to 256 of these 512. This is illustrated in the block diagram on the first page of this datasheet. Another wiring limitation is that the samples are written into the rows in groups, such that bit 0 is not the least significant bit of addressing, though this can be treated as a simple pin redefinition.

Reading is performed completely independently of writing, to allow multi-hit buffering inside the array. Samples in groups of 32 are converted in parallel for each channel. The actual stored analog voltages are left inside the storage cell and interrogated in place, using a very simple and compact comparator inside each storage cell. The rest of the Wilkinson ADC (clock, ramp and counter) are described later, with the 32 registers holding the converted 32 samples is seen at the right of the array.





Storage Settling Time

Compared with the analog bandwidth required to couple the analog value into the sampling array, that required for the storage array is greatly reduced. Each buffer amplifier is driving 256 nodes, and simulations indicate settling to 10 bits of resolution in just less than 16ns, which is the value required to run at 4GSa/s continuously, a sampling rate far above the TARGETX capability.

Continuous Sampling

In order to provide seamless sampling, the strobes **SSPin** and **SSTin** must be repeated, with a sequential selecting of the Write addresses and transfer of those signals into storage with the Write Strobe (**WR_STRB**) signal. Below is an example timing diagram for acquision at 1GSa/s.






TARGETX Evaluation Board

In order to speed development and to gain experience with using the TARGETX ASIC, an evaluation board is being developed at SLAC....

Packaging Mechanics

Mechanical drawing details are provided for the package used.




Package Details (cont'd).

S _Y M _B O _I	COMMON DIMENSIONS							
٥ ₋	M.N.	NOM.	MAX.	N C F				
0	C,	3.5°	7*					
⊖ 1	C"	_	_					
0 2	11*	12*	'3'					
03	11*	1.21	131					
С	0.09	-	0.20	11				
C.	0.09	-	D.16	11				
02	2.00	_	_	13				
F.?	2.00	-	_	13				
_	0.45	0.60	C.75					
L1		1.00 REF						
₹*	0.08	-	_					
₹2	0.08	_	0.20					
S	0.20							
-OLE	RANCES 0	F FORM AN	D POSITION	1				
cca		0.20						

0.20

NOTE REF

ISSUE



14 X 14	1.00	52	AEA	AEA HU / AEA HD
14 X 14	0.80	64	AFB	AEB-EU / AEB-HD
14 X 14	0.65	80	AFC	AFC HU / AFC HO
14 X 14	0.50	100	AFD.	AFD-HU / AFD-HD
14 X 14	C.40	120	AEE	AEE-HU / AEE-HD

120-pin package relevant variation diagram is AEE.

Needs confirmation!!!

s _y	AEC			N OF	3 - 11-1			, O	ΛEΞ			./
ïв С		SQUARL		T		SQUIRL MIN. DOM. MAX.		, T	L / IN	SQUARE	1	Ţ
-	MIN.	NOA.	MAX.		M N.	ЮM.			MIN.	NOV.	MAX.	<u> </u>
А			1.20	14			1.20	14			1.20	14
Δ1	0.05		0.15	12	0.65		0.15	12	0.05		0.15	12
A?	0.95	1.00	1.05	14	0.95	1.00	1.05	. 1≟	0.95	1.00	1.05	14
b	0.22	0.32	1.58	3,1	0.17	0.22	0.27	9,11	C.15	0.18	0.23	9,11
ь1	0.22	0.30	0.53	1	0.17	0.20	0.23	11	C.13	C.16	C.19	-11
D		6.00 BS	C	4	4 16.00 BSC		۷.	16.0C ∃SC			4	
D1	-	14.00 38	ic /	5.2		14.00 BS	C	5,2	14.00 BSC		5,2	
е		0.65 BS	C			0.50 356	3		0.40 BSC			
E		16.00 B		4		16.00 BSC 4		_ ∠	16.00 BSC		4	
F1	1	14.00 BS	iC.	5,2		14.00 BSC 5,2		14.00 ESC		5,2		
N		80				100				120		
			TOL:	RANCE	S OF FO	RM AND	POSITION	\				
COC		0.10				0.08				0.08		
bbb		0.13				0.08				0.07		
NOIL	1,8,	15			1,8	,15		•	1,8,15			
RF.	11-	-411			11-	-411			11-	411		
ISSUE	A				A				A			

Mechanical drawing details are provided for the leadframe used to package BLAB3A.