# DIGITAL SYSTEM DESIGN ACTIVITY-I

NAME - Devleena Kumari Roll No. - 2405051

Q1) Implement half adder using data flow modeling in verilog HDL. Hence implement a full adder by calling the half adder module in verilog HDL.

Write the test bench for each of the cases. Show the RTL schematics and output waveforms of half and full adder.

#### **Solution:-**

#### **HALF ADDER:-**

#### Truth Table:-

A	В	SUM	CARRY
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


#### **HDL CODE:-**

```
Project Manager - project_7
    ∑ Project Summary × 🔞 adder.v ×
    C:/Users/KIIT/project_7/project_7.srcs/sources_1/new/adder.v
       1 //2405051
   2 module adder(
   3
            input wire A,B,
    4
             output wire SUM, CARRY
   6
             assign SUM = A ^ B; //XOR
          assign CARRY = A & B;//AND
    7
    🗶 8 endmodule
    //
    æ.
    <del></del>
    107
```


# **TESTBENCH:-**

```
Project Manager - project_7
     ∑ Project Summary X @ adder.v X @ adder_test.v X
& Sources G Properties
        C:/Users/KIIT/project_7/project_7.srcs/sim_1/new/adder_test.v
             //2405051
     2
             module adder_test();
     OH
         3
                 reg A, B;
     do
                 wire SUM, CARRY;
                 adder dut(A,B,SUM,CARRY);
         5
     6
                 initial begin
     A=0;B=0;#10;
     ×
                 A=0;B=1;#10;
         8
         9
                 A=1;B=0;#10;
     //
        10
                 A=1;B=1;#10;
     11
                 $finish;
                 end
        12
     B
             endmodule
     V
        14
     67
```

#### **SCHEMATIC:-**



## **WAVEFORM:-**



#### **FULL ADDER:-**

#### Truth Table:-

a	b	С	cin	cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


# **HDL CODE:-**

```
Project Manager - project_7
     ∑ Project Summary × @ full_adder.v ×
Properties
     C:/Users/KIIT/project_7/project_7.srcs/sim_1/new/full_adder.v
            //2405051
    2
            module full_adder(
     E III 3
               input a, b, c,
     4
                output cin, cout
Sources
        5 6
                ) ;
     assign cin=a^b^cout;
     7
                assign cout=(a^b) scout | (asb);
     ×
            endmodule
     11
     3
     P
     (III)
```


#### **TESTBENCH:-**

```
Project Manager - project_7
      ► Project Summary × @ full_adder.v × @ full_adder_test.v ×
Properties
      C:/Users/KIIT/project\_7/project\_7.srcs/sim\_1/new/full\_adder\_test.v
      module full_adder_test( );
                       reg a,b,c;
wire cin,cout;
full_adder dut(a,b,c,cin,cout);
a=0;b=0;c=0;#10;
a=0;b=0;c=1;#10;
      631
      200
Sources &
      a=0;b=1;c=0;#10;
a=0;b=1;c=1;#10;
      \times
      //
                        a=1;b=0;c=0;#10;
           11
                        a=1;b=0;c=1;#10;
                        a=1;b=1;c=0;#10;
           12
      4
                        a=1;b=1;c=1;#10;
      9
           14
15
                        $finish;
      end
           16
17
```

#### **SCHEMATIC:-**



## **WAVEFORM:-**



Q2) Implement a 3 to 8 line decoder in verilog HDL. Consider  $F(P,Q,R) = \sum (All \text{ digits of your roll number upto digit 7})$ , and ignore the repetition. Implement the function using 3 to 8 line decoder using verilog HDL.

#### **Solution:**-

```
Digits in Roll no.2405051 ----> \{2,4,0,5,0,5,1\} ----> unique set \{0,1,2,4,5\}
Therefore: F(P,Q,R) = \sum_{} m(0,1,2,4,5) (assume order P = MSB, R = LSB)
```

## **TRUTH TABLE:-**

P	Q	R	minterm	F
0	0	0	0	1
0	0	1	1	1
0	1	0	2	1
0	1	1	3	0
1	0	0	4	1
1	0	1	5	1
1	1	0	6	0
1	1	1	7	0

(Checks : F=1 exactly for 0,1,2,4,5.)  $F=\sim Q+(\sim P\&\sim R)$ 

## **HDL CODE:-**

## **TESTBENCH:-**