(Please write your Exam Roll No.) *Exam Roll No. .....*

END TERM EXAMINATION

THIRD SEMESTER [B.TECH] JANUARY 2024

Paper Code: ECC-211	*Subject: Analog Electronics-I*
Time: 3 Hours	*Maximum Marks: 75*

Note: Attempt five questions in all including Q. No.1 which is compulsory. Select one question from each unit. Assume missing data, if any.


Q1 Answer **all** following questions briefly:- **(1.5x10=15)**

(a) Define the term "static resistance" and "dynamic resistance" in a *pn* junction diode.
(b) Sketch the transistor symbol for *pnp* and *npn* transistor, and then insert the conventional flow direction for each current.
(c) State the Barkhausens criterion?
(d) How does the reverse saturation current of the p-n junction diode vary with temperature?
(e) In a BJT, base current is 7.5μA and the collector current is 940μA.Find α and β for the device.
(f) What do you understand by term "Loading effect" in multistage amplifier?
(g) State what will happen to the voltage gain of the amplifier if the bypass capacitor C_E is open circuited.
(h) A multistage amplifier consists of three stages .The voltage gains of the stages are 30, 50 and 80. Calculate the overall gain in dB.
(i) Draw a Darlington pair showing voltage and current component.
(j) Which type of feedback is used is used to get greater input impedance and lower output impedance in the amplifier circuits?

UNIT-I

Q2 (a) In the circuit of the zener network below, $R_s = 20\Omega$, $V_z = 18V, and\ R_L = 200\Omega$. If V_S can vary from 20V to 30V, find: **(9)**

(i) The minimum and maximum currents in the zener diode
(ii) The minimum and maximum power dissipated in the diode.



(b) Explain the reason for the "diffusion capacitance, C_D" and "transition capacitance, C_T" in in a pn junction diode. **(6)**

Q3 (a) In a center-tap FWR, the load resistance $R_L = 1K\Omega$. Each diode has a forward –bias dynamic resistance r_d of 10 Ω. The voltage across half the secondary winding is 220 sin 314t volts.Find (a)peak value of current , (b)the dc or average current (c) the rms value of current, (d) the ripple factor (e) the rectification efficiency. **(9)**


(b) Draw neatly labeled circuit diagram for Center- tap FWR and Bridge Rectifier and draw their corresponding output waveforms. **(6)**

P.T.O.

ECC-211
P-1/2

UNIT-II

Q4 (a) Determine the dc bias voltage V_{CE} and the current I_C for the voltage divider configuration of the Figure below. Given β=140. **(9)**



(b) List the sources of instability of collector current and discuss their effect on Q point. **(6)**

Q5 (a) Draw a circuit of fixed bias and self-bias, and explain qualitatively why a self - bias is better than the fixed bias circuit. Derive an expression for stability factor $s = \frac{\partial Ic}{\partial Ico}$ for both the circuits. **(9)**

(b) Write expressions of various h-parameters of a two - port network. Draw hybrid model of CE, CB and CC Transistor configuration. **(6)**

UNIT-III

Q6 (a) Derive an expression for voltage gain of an R-C coupled amplifier at mid frequencies. What factors affect the gain of the amplifier at low frequencies and at high frequencies? **(9)**

(b) Draw labeled frequency response curve of RC coupled amplifier clearly indicating cut-off frequencies and bandwidth. **(6)**

Q7 (a) Differentiate between the constructions of enhancement type MOSFET and depletion type MOSFET. Explain the V-I characteristics of depletion type MOSFET. **(9)**

(b) Draw the structure of n-channel JFET and explain its characteristics. Write the equation for drain current, I_D. **(6)**

UNIT-IV

Q8 (a) State the merits and demerits of negative feedback amplifiers. Draw the block diagram representations of the four types of negative feedback amplifiers. **(9)**

(b) Draw the circuit diagram of voltage series feedback amplifier and derive the expression for input and output impedances. **(6)**

Q9 (a) Explain the difference between voltage amplifier and power amplifier. Categorize power amplifiers by class and describe each class of power amplifier. **(9)**

(b) Explain the working of class A power amplifier. Derive an expression to show that maximum efficiency of class A amplifier is 25%. **(6)**

ECC-211

(Please write your Enrolment no. immediately) Enrl No_____



MID TERM EXAMINATION

B.Tech Programmes

Third Semester, November, 2022

Paper Code:-ECC-211 **Subject:-Analog Electronics-I**

Attempt Q No.1 which is compulsory and any two questions from remaining

Q.No	Question	M.M.	CO
1(a)	Determine the change in diode voltage Vd, corresponding to 15:1 change in diode current Id, for a junction diode operating at room temperature(Consider the diode to be Silicon diode)	2	CO1
1(b)	Distinguish between Diffusion capacitance and Transition Capacitance of Diode	2	CO1
1(c)	Derive and establish the relationship between α and β of transistor	2	CO2
1(d)	What is Early Effect in Common base configuration of BJT?	2	CO2
1(e)	Distinguish between Depletion type and Enhancement type MOSFET	2	CO2
2(a)	Differentiate between Avalanche and Zener breakdown	3	CO1
2(b)	 Draw thevenin equivalent of the above circuit and find out I and V_0	7	CO1
3(a)	Draw output characteristics of BJT in CE configuration, showing different regions of operations ,Load lines and Q-point	3	CO2
3(b)	 **Determine I_B, I_C, I_E, I_1, I_2, V_C, V_B and V_E**	7	CO2
4(a)	Deriving necessary equations, determine how the Stability factor **S(Ico)** is related to β for fixed-bias and self-bias circuits. Draw the graph of variation of **S(Ico)** with change in **RB/RE**	7	CO2
4(b)	Using Shockley's equation determine and draw the transfer curve of ID vs VGS if I_{DSS} is 18mA and Vp(pinch off voltage) is -6V.	3	CO2

(Please write your Enrolment No. immediately) Enrolment No. _____

MID TERM EXAMINATION


B.TECH PROGRAMMES (UNDER THE AEGIS OF USICT)

___Third_____Semester, November, 2022

Paper Code: __ECC-215_____ **Subject: ___Electronics-I_____**

Time: 1½ Hrs. **Max. Marks: 30**

Note: Attempt Q. No. 1 which is compulsory and any two more questions from remaining.

Q. No.	Question	Max. Marks	CO(s)
1 (a)	Explain effect of temperature on intrinsic and extrinsic semiconductors.	2	1
1 (b)	Explain zener and avalanche breakdown mechanism.	3	1
1 (c)	What are I_{CBO} and I_{CEO} currents in BJT Transistor configurations.	2	2
1 (d)	Write differences between FET and BJT Transistors.	3	2
2 (a)	Explain the working of LED and Photodiode.	5	1
2 (b)	In a transistor connected in the common base configuration, α=0.95, I_E =2 mA. Calculate the values of I_C and I_B	5	2
3 (a)	Find the resistivity of an intrinsic semiconductor with intrinsic concentration of 1.5×10^{19} per m^3. The mobilities of electrons and holes are 0.20 m^2/ V-s and 0.10 m^2/ V-s.	5	1
3 (b)	Explain in detail input and output characteristics of common base transistor configuration.	5	2
4(a)	Draw the output waveform for the circuit given below  Also draw diagram for positive clamper circuit.	5	1
4 (b)	Draw hybrid model for CE configuration of NPN BJT transistor.	5	2

*Note- Necessary data may be assumed wherever necessary and same may be clearly indicated.