```
2
  // Verilog project: Verilog code for traffic light controller
   `timescale 10 ns/ 1 ps
3
   // 2. Preprocessor Directives
   `define DELAY 1
5
   // 3. Include Statements
6
   //`include "counter_define.h"
7
   module tb_traffic;
8
9 // 4. Parameter definitions
   parameter ENDTIME = 400000;
10
   // 5. DUT Input regs
11
12
   //integer count, count1, a;
13
   reg clk;
14
   reg rst_n;
15
   reg sensor;
   wire [2:0] light_farm;
16
17
   // 6. DUT Output wires
18
   wire [2:0] light_highway;
19
20
   // 7. DUT Instantiation
21
   traffic_light tb(light_highway, light_farm, sensor, clk, rst_n);
22
23
   // 8. Initial Conditions
   initial
24
25
    begin
26
    clk = 1'b0;
27
    rst_n = 1'b0;
28
    sensor = 1'b0;
29
    // count = 0;
30
   //// count1=0;
31
   // a=0;
32
    end
   // 9. Generating Test Vectors
33
34
   initial
35
    begin
36
    main;
37
    end
38
   task main;
39
    fork
10
    clock_gen;
11
    reset_gen;
```

12

operation_flow;

```
42
            operation_flow;
0
       43
            debug_output;
       44
            endsimulation;
       45
           join
           endtask
       46
           task clock_gen;
       47
           begin
           forever #`DELAY clk = !clk;
       49
       50
51
0
           end
           endtask
       52
6
       53
           task reset_gen;
       54
           begin
           rst_n = 0;
# 20
       55
eg
       56
57
           rst_n = 1;
       58
           end
       59
           endtask
       60
61
           task operation_flow;
       62
       63
           begin
{0}
       64
            sensor = 0;
            # 600
       65
           sensor = 1;
# 1200
0
       66
67
           sensor = 0;
# 1200
       68
       70
71
            sensor = 1;
           end
       72
73
           endtask
           // 10. Debug output
       74
75
76
77
78
79
           task debug_output;
           begin
       80
       81
            $monitor("TIME - %d, reset - %b, sensor - %b, light of highway - %h, light of farm road - %h",$time,rst_n ,sensor,light_highway,light_farm );
       82
```

Online VERILOG Compiler IDE

-0-

New Project :

```
//12. Determines the simulation limit
task endsimulation;
begin
#ENDTIME
$display("----- THE SIMUALTION END -----");
$finish;
end
endtask
endmodule
```