

CERTIFICATE OF COMPLETION

## Verification Series Part 6: SystemVerilog Assertions Basics

Instructors Kumar Khandagle

## Shiva Prasad Anjanappa

Date Feb. 28, 2025

Length 10 total hours