Skip to content
View ShixinChen1999's full-sized avatar
12 followers · 2 following

Block or report ShixinChen1999

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Chiplet-Paper-Collection Chiplet-Paper-Collection Public

    7 2

  2. NJU-nemu NJU-nemu Public

    C 1

  3. simChiplet simChiplet Public

    C 1

  4. Winograd Winograd Public

    In this project, I utilize Chisel, a popular language using for agile hardware description, to generated the corresponding Verilog. The project not only includes the algorithm, but it also has the …

    Verilog

  5. Personal-Website Personal-Website Public

    Jupyter Notebook

  6. shixinchen1999.github.io shixinchen1999.github.io Public

    Python