

Multiobjective Optimization for PSIJ Mitigation and Impedance Improvement Based on PCPS/DR-NSDE in Chiplet-Based 2.5-D Systems

Changle Zhi¹, Gang Dong¹, Wei Xiong¹, Deguang Yang, Daihang Liu, Yinghao Feng, Yang Wang¹, Zhangming Zhu¹, and Yintang Yang¹, *Senior Member, IEEE*

Abstract—The utilization of modular chiplets in interposer-based 2.5-D heterogeneous systems simplifies fabrication and design, however, it also introduces significant noise challenges. This article presents a collaborative jitter-aware optimization in 2.5-D integrated circuits (ICs), incorporating power supply induced jitter (PSIJ), system impedance, target impedance, and decoupling capacitors, based on the hybrid precomputation and prestorage/duplicate removal-nondominated sorting differential evolution (PCPS/DR-NSDE) algorithm. An automatic channel model algorithm and a uniform decoupling capacitor placement strategy are proposed to improve the design efficiency. Then, the system transfer impedance, simultaneous switch current, sensitivity function, and amplification factor are individually modeled, leading to the assembly and verification of the final PSIJ in the 2.5-D system. A precomputation and prestorage (PCPS) strategy is proposed to handle high-time-consuming modules in the objective function and a duplicate removal (DR) operation is added to improve algorithm performance. The proposed PCPS/DR-NSDE is faster than traditional algorithms and has optimal hypervolume and coverage-metric (C-metric) indicators. The procedures for further obtaining desired solutions in the Pareto front are discussed. The impact of practical constraints and target impedance is also analyzed. This work provides a collaborative optimization and analysis of jitter, noise, and impedance in 2.5-D systems.

Index Terms—2.5-D power distribution network (PDN), chiplet, interposer, multiobjective optimization algorithm, power supply induced jitter (PSIJ), through-silicon via (TSV).

I. INTRODUCTION

IN RECENT years, conventional system-level System-on-Chip (SoC) design has involved fabricating multiple computing units, each tailored for different types of computing tasks, onto a single wafer through photolithography, pursuing “high integration.” However, with the failure of Moore’s Law and the demand for high-computing throughput and low-power




Fig. 1. SSN propagation and jitter generation in the chiplet-based 2.5-D system.

consumption, the adoption of 3-D integrated circuits (ICs) has ensued [1], [2], [3], [4], which have some weaknesses, such as the significant overhead of silicon via [through-silicon via (TSV)], thermal dissipation, and elevated costs. Consequently, chiplet technology has been proposed. It decomposes the original SoC into multiple functional blocks with interconnection interfaces and selects appropriate processes for separate manufacturing. The adoption of interposer-based 2.5-D advanced packaging technology mitigates the need for all advanced processes for integrated manufacturing on the same wafer, significantly reducing dependence on advanced manufacturing processes.

Owing to the arrangement of multiple dies on the interposer, the increased device density and the shared power systems in 2.5-D IC lead to considerable power integrity problems, particularly the jitter issue as shown in Fig. 1. This primarily stems from the imperfect parasitic impedance of the power delivery network (PDN) and the fluctuating current within the circuitry. These factors induce voltage fluctuations, leading to the power supply induced jitter (PSIJ) issue, which has grown critical in parallel interface-based heterogeneous 2.5-D IC to comply with the timing budget of digital data signals [5]. In the current, with input/output (I/O) interface speeds continuously advancing toward multigigabit data rates, the jitter issue has emerged as a significant challenge, being intricately tied to the increasingly stringent timing budget.

Presently, numerous matured techniques exist for the estimation of PSIJ [6], [7], [8], [9], [10], [11], [12], [13], [14], [15], [16], [17], [18], [19], [20], [21]. The majority focus on PSIJ analytical and numerical modeling for single CMOS

Manuscript received 15 August 2023; revised 17 December 2023 and 4 February 2024; accepted 8 February 2024. Date of publication 14 February 2024; date of current version 19 July 2024. This work was supported in part by the National Key Research and Development Program of China under Grant 2023YFF0616600, and in part by the National Natural Science Foundation of China under Grant U23A20291 and Grant 62021004. This article was recommended by Associate Editor C. Zhuo. (Corresponding author: Gang Dong.)

The authors are with the Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi'an 710071, China (e-mail: gdong@xidian.edu.cn).

Digital Object Identifier 10.1109/TCAD.2024.3366024

inverter and inverter chains [7], [8], [9], [10], [11], [12], [13], [14], with a particular emphasis on inverter characteristics rather than complex circuit systems. Xu et al. [15], Moreno-Mojica and Rayas-Sánchez [16], Sun et al. [17], and Sun et al. [18] investigated the factors pertinent to PSIJ in conventional 2-D circuits. Research on PSIJ in heterogeneous 2.5-D systems is limited, with only a few studies, including these topics. In [19], rigorous analysis and characterization techniques of PSIJ in multichip interfaces heterogeneous 2.5-D IC are presented. Shin et al. [20] and Park et al. [21] modeled the system-level PSIJ for high-bandwidth memory (HBM) I/O interface.

As previously mentioned, the generated simultaneous switch noise (SSN) is a significant contributor to jitter. The employment of decoupling capacitors can lower-system impedance and mitigate the issues arising from the noise. Furthermore, a substantial volume of existing research is currently focused on strategies for the placement of decoupling capacitors [22], [23], [24], [25], [26]. In summary, these studies predominantly focus on PSIJ modeling or decoupling methods, with a noticeable absence of comprehensive analysis of other associated components in chiplet-based systems. Importantly, with the rapid development of 2.5-D IC, comprehensive consideration and optimization involving aspects, such as capacitor placement, switching noise, transmission channels, PSIJ, and system impedance among others, represent critical areas of research that warrant further investigation.

In this article, for the first time, we present a multiobjective optimization encompassing PSIJ, impedance, target impedance, and decoupling capacitor in 2.5-D IC, based on the proposed precomputation and prestorage/duplicate removal-nondominated sorting differential evolution (PCPS/DR-NSDE) algorithm. We propose an automatic channel model algorithm and a uniform decoupling capacitor placement algorithm to improve the design efficiency. Then, the system transfer impedance, simultaneous switch current, jitter sensitivity function, and channel amplification factor are combined to enable the final PSIJ modeling in the time domain, which is further verified. Based on the high-time-consuming issue of multiobjective functions in the 2.5-D system, we introduce a precomputation and prestorage (PCPS) strategy for the high-time-consuming modules. This approach significantly reduces computation time compared to traditional calculation methods. The optimization performance of nondominated sorting differential evolution (NSDE) for the proposed objective function is enhanced by incorporating a duplicate reduction operation. Compared to classic multiobjective algorithms, the optimal front obtained by the multiobjective function proposed in this problem exhibits superior indicators. To further identify the required optimal solution in the Pareto front, a normalization-based method is adopted, allowing for manual parameter definition and selection of the most suitable 2.5-D system parameters. In addition, we also investigated the effects of different practical constraints and target impedances on the optimization of 2.5-D ICs. This work provides a collaborative optimization and analysis of jitter, noise, and impedance in 2.5-D systems.

II. PRELIMINARIES

A. Chiplet-Based 2.5-D PDN

In 2.5-D ICs, the interposer draws power from the package through TSV arrays and bump arrays to power multichiplets. Chiplet-based 2.5-D PDNs are not fundamentally different from conventional 3-D PDNs, but the on-chip PDN parameters are diverse due to the use of different process nodes. There are several related research works on 2.5-D ICs [27], [28], [29], [30], which include passive and active interposer design rules and design rules for chiplets under different process nodes, which can be useful as a guide for subsequent research related to 2.5-D systems.

B. Related Works on Electrical Optimization

In recent years, multiobjective optimization has been commonly used in several fields of computer-aided design of circuits. Kim et al. [27] proposed an efficient parallel Bayesian optimization algorithm based on the multiobjective acquisition function to accelerate the optimization process for analog circuit synthesis. Kim et al. [28] proposed a multiobjective optimization method named inverse stack-up optimization for automated stacking design of multilayer printed circuit boards (PCBs), which meets all the design objectives in a short run time and provides an effective and efficient solution for automating interconnect design. Coskun et al. [29] proposed an automated framework to explore the microarchitectural design of the reduced instruction set computer-V (RISC-V) community and correlated multiobjective Bayesian optimization to characterize the design space.

In addition, with the development of machine learning, the research on multiobjective black-box optimization has also made great progress. Park et al. [30] proposed a new design for using the Monte Carlo tree search framework in the black-box optimization problem that places more emphasis on efficient local descent of the samples rather than using the Monte Carlo tree search for explicit space partitioning.

C. Related Algorithms and Key Indicators

The common multiobjective optimization algorithms, such as the multiobjective genetic algorithm (MOGA) [31] and multiobjective particle swarm optimization algorithm (MOPSO) [32]. MOPSO solves the multiobjective problem based on the PSO, where its Pareto dominance is taken into account when comparing particles and nondominated solutions are stored to approximate the Pareto front. Nondominated sorting genetic algorithm II (NSGA-II) is a representative MOGA and the most widely used multiobjective algorithm [33]. Based on the mutation, selection, and crossover operations of traditional genetic algorithms, it adds core nondominated sorting, and crowding distance sorting operations to obtain Pareto front. The NSDE algorithm [34], [35], which inherits the concepts of nondominated sorting and crowding distance sorting from the classical NSGA-II algorithm, is a parallel search multiobjective method that exploits population differences and exhibits excellent performance. We have used the NSDE algorithm in this work.




Fig. 2. Framework structure and included algorithms.

In a multiobjective optimization algorithm, a Pareto front is a set of mutually undominated sets of optimal solutions. The Pareto front cannot be assessed by visual inspection, and evaluation indicators need to be introduced. The Ubuntu point, i.e., the optimal point, is unknown for the engineering problem optimized in this article. It is not possible to evaluate the Pareto front through the Ubuntu point.

Since the Ubuntu point is unknown, the hypervolume indicator is the best metric for evaluating the performance among the algorithms, which represents the volume between the solution set and the reference point. The reference point is the worst point of each objective function. Hypervolume is the indicator that is strictly monotonous in the Pareto dominance relationship. The larger the hypervolume value, the better the comprehensive performance of the algorithm and the corresponding Pareto Front. Since the computation of the hypervolume metric is time-consuming, the Monte Carlo estimation-based hypervolume is adopted in this work [36]. The hypervolume indicators in this article are in the form of percentages. Besides, coverage-metric (C-metric) is also a suitable indicator for the no-Ubuntu point problems [37]. The C-metric can be expressed as $C(A, B)$, which represents the percentage of solutions in B dominated by A . When $C(A, B)$ is greater than $C(B, A)$, it means that the solutions in A are better than those in B .

D. Algorithms in This Work

Three algorithms are described subsequently in this article. The framework of this article and the relationship between the algorithms is shown in Fig. 2. A PCPS/DR-NSDE multiobjective algorithm is used to optimize the chiplet-based 2.5-D electrical problem, which is described in detail in Algorithm 3 and is the core algorithm of this article. In addition, other algorithms are also used to assist in the 2.5-D electrical modeling. Algorithm 1 is used to support the PSIJ calculation and Algorithm 2 is used to automatically assign capacitors. As shown in Fig. 2, the electrical characteristics of the 2.5-D IC are modeled and the objective functions are constructed. An optimization algorithm is used to find an optimal solution to the 2.5-D problem while satisfying the given constraints.

III. PSIJ MODELING

In a chiplet-based 2.5-D system, the PSIJ problem is exacerbated due to the compact packaging of multiple chiplets,




Fig. 3. Chiplet-based 2.5-D test structure. (a) Top view of the overall structure and the equivalent circuit of PDNs in different chiplets and interposers. (b) Cross-section view of the overall structure and the equivalent circuit of TSVs, bumps, and packages.

a significant number of switching circuits, and numerous channels. The simultaneous switching of numerous devices results in the propagation of noise currents and the formation of SSN within the circuit. This SSN adversely affects the direct current (DC) power supply of the buffer, leading to the degradation of the transmission signal. Furthermore, the channel itself also introduces disturbances during the signal transmission process. This section focuses on the modeling of PSIJ in 2.5-D ICs by exploring various factors, including the 2.5-D PDN, interchiplet channels, PSIJ sensitivity (PSIJS) function, and amplification factors.

A. Modeling of 2.5-D PDN

The specific geometry of the heterogeneous 2.5-D IC includes chiplets with different functions and technology, decoupling capacitors, interposers with TSVs powered from package, bumps, etc. In this section, the PDN of each

TABLE I
RELATED DESIGN PARAMETERS OF THE 2.5-D
PDN USED IN THIS ARTICLE

Description	Symbol	Value
Metal width of each PDN grid of chiplet #1, #2	$W_{PDN}^{Chip,a}$	25 μm
Metal width of each PDN grid of chiplet #3, #4	$W_{PDN}^{Chip,b}$	20 μm
Metal width of each PDN grid of interposer	$W_{PDN}^{Interposer}$	30 μm
Pitch between the adjacent two PDN grids of chiplet #1, #2	$P_{PDN}^{Chip,a}$	100 μm
Pitch between the adjacent two PDN grids of chiplet #3, #4	$P_{PDN}^{Chip,b}$	100 μm
Pitch between the adjacent two PDN grids of interposer	$P_{PDN}^{Interposer}$	100 μm
Pitch between adjacent two TSVs	P_{TSV}	200 μm
Space between upper boundary of intermetal dielectric (IMD) and upper metal of PDN	S_1	1.5 μm
Space between two adjacent layers of PDN	S_2	0.8 μm
Space between the lower boundary of the IMD and the lower metal of PDN	S_3	1.01 μm
Thickness of each metal PDN layer	T_{PDN}	0.7 μm
Thickness of SiO ₂ insulation layer (IL) outside TSV	T_{IL}	0.5 μm
Diameter of TSV	D_{TSV}	40 μm
Diameter of C4 bump	D_{Bump}	80 μm
Height of TSV	H_{TSV}	50 μm
Height of C4 bump	H_{Bump}	39 μm
Relative permittivity of silicon substrate	ϵ_{Sub}	11.9
Relative permittivity of IL	ϵ_{IL}	3.9
Relative permittivity of IMD	ϵ_{IMD}	3.9
Relative permittivity of underfill	$\epsilon_{Underfill}$	4.3
Diameter of μ -bump	$D_{\mu-Bump}$	25 μm
Height of μ -bump	$H_{\mu-Bump}$	10 μm
Height of IMD	H_{IMD}	1 μm
Thickness of bottom SiO ₂ IL	$T_{IL,bot}$	1 μm

component is modeled individually and subsequently assembled. Fig. 3 illustrates the structural parameters of the 2.5-D IC, while Table I provides a detailed explanation. Most of the parameters of the PDN and TSV are referenced in [38] and [39] and are based on actual measurements with high confidence. These parameter settings also meet the current 2.5-D design rules [27], [28], [29], [30]. In the references, the authors have fabricated and tested silicon interposers, grid-type PDNs and TSVs, so the parameter settings are highly informative. Fig. 3(a) shows the PDN models of interposers and chiplets, which are assembled using equipment unit cells. Chiplets are different functional modules packaged with different technologies and manufacturers. Therefore, the structural parameters of PDN within chiplets also exhibit differences. Fig. 3(b) shows the classic TSV/ μ -bump modeling, with further details regarding the modeling procedure provided in [40] and [41]. The impedance matrix of each unit structure can be computed. Then the self-impedance Z_{ii} of any point or the transfer impedance Z_{ij} between any two points can be obtained through a cascaded method [41]

$$V_{SSN}^i = \sum_j^{j \in \Lambda} Z_{ij} \times I_{switch}^j. \quad (1)$$

Algorithm 1 Channel Model in 2.5-D Systems

1: **Input:** Channel parameters: channel length l_{Ch} , channel width w_{Ch} , channel thinness t_{Ch} , length of unit wire l_{Unit} .
2: **Output:** Channel transmission coefficient S_{Ch} .
3: Initialize the transmission coefficient of unit wire S_{Unit} , and the transmission coefficient of the joint S_{Joint} .
4: **if** $l_{RDL} \geq l_{Unit}$
5: Number of unit wires $N = \text{Round toward zero}(l_{Ch}/l_{Unit})$.
6: Length of remaining wire $l_{Re} = \text{Reminder}(l_{Ch}/l_{Unit})$.
7: Calculate the transmission coefficient of N unit wires S_{Ca} using *S-parameter Cascade*.
8: Calculate the transmission coefficient of the remaining wire S_{Re} .
9: Calculate the S_{RDL} of the total RDL using *S-parameter Cascade* by S_{Ca} and S_{Re} .
10: **else**
11: Calculate the S_{RDL} of the total RDL.
12: **end if**
13: Calculate the final channel transmission coefficient S_{Ch} using *S-parameter Cascade* by S_{RDL} and S_{Joint} .

When multiple switches operate simultaneously, each switch generates a current I_{switch} . By utilizing the transfer impedance and applying the circuit superposition theorem, the V_{SSN} at any point i can be obtained as expressed in (1). λ represents the set of switch current positions j .

Note that the PDN modeling method has high compatibility and is suitable for on-chip and interposer PDNs with different process nodes and parameters. For irregular structures, an equivalent circuit model is not necessary and methods, such as measurements, can be used to extract the impedance matrix.

B. Modeling of Interchiplet Channels

The interposer-based interchiplet channel in 2.5-D IC is illustrated in Fig. 4(a), while the corresponding electrical model of the channel is presented in Fig. 4(b). The modeling of redistribution layers (RDLs) takes into account the crosstalk originating from nearby wires [40]. Additionally, electrostatic discharge (ESD) capacitors are added to both driver and receiver ends [42]. The models also consider the impact of bumps.

If the size of the RDLs is smaller than one-twentieth (1/20 times) of the wavelength of the applied signals, a lumped element model can be employed [43]. Otherwise, when dealing with long transmission lines, distributed effects become prominent, leading to a deviation from quasi-stable conditions, as stated in [44]. In such cases, a distributed parameter model is utilized. To facilitate this, the long transmission lines are divided into multiple shorter wires at first. Then, an algorithm for channel classification and fast calculation is proposed. Algorithm 1 outlines this method, where S represents the insert loss, and l represents the length. The *S-parameter Cascade* operation involves cascading two or more devices and calculating the S-parameter of the whole device. The cascaded S-parameter can be obtained through the cascading




Fig. 4. (a) Physical and (b) electrical model of the channel in 2.5-D IC.




Fig. 5. Overall process of PSIJ calculation.

of impedance parameters and the conversion between S-parameters and impedance matrix.

Finally, the calculation steps for PSIJ in the frequency domain are illustrated in Fig. 5. First, the SSN (V_{SSN}) is obtained by considering the impedance of the 2.5-D PDN and the simultaneous switch current. Next, the PSIJ and jitter amplification factor for the buffer chain are calculated using an empirical model derived by combining the jitter sensitivity function with the channel-related jitter amplification factor. The *iFFT* operation represents the Inverse Fourier transform. We model the PDN in Section III-A and the channel in Section III-B. The remaining sections in Fig. 5 are explained as follows.

Specifically, PSIJ represents the sensitivity of the CMOS buffer chain to power supply noise [8], [20]. As shown in (2), the $T_{p,max}^{DC}$ and $T_{p,min}^{DC}$ represent the maximum and minimum propagation delays from the input to the output of the chiplet, respectively. VDD_{max} and VDD_{min} correspond to the maximum and minimum DC power supplies, respectively.

For accurate results, it is crucial to consider the jitter amplification caused by channel loss [20]. The channel loss, resulting from frequency modulation, varies at each frequency point. Considering the relationship between jitter frequency and Nyquist frequency, the general jitter amplification factor is expressed in (3) [45], [46]. Here, f_0 represents the fundamental




Fig. 6. Verification of the assembly method (a) with ten decoupling capacitors and (b) without decoupling capacitors.




Fig. 7. Verification of the electrical model insert loss and Algorithm 1 in 2.5-D IC of the channel.

frequency of the clock and w denotes the noise frequency associated with the jitter

$$S(f) = \frac{T_{p,max}^{DC} - T_{p,min}^{DC}}{VDD_{max} - VDD_{min}} \text{sinc}\left(f \frac{T_{p,max}^{DC} + T_{p,min}^{DC}}{2}\right) \quad (2)$$

$$F_{SJ}(\omega) = \frac{1}{2} \left| \frac{S_{21}[f_0 + \alpha(2nf_0 - \omega)]}{S_{21}(f_0)} + \frac{S_{21}[f_0 - \alpha(2nf_0 - \omega)]^*}{S_{21}(f_0)^*} \right| \quad (3)$$

$$\text{where } \begin{cases} \alpha = 1 & (2n-1)f_0 < \omega \leq 2nf_0 \\ \alpha = -1 & nf_0 < \omega \leq (2n+1)f_0 \end{cases} \quad n = 1, 2, 3, \dots$$

C. Verification

The numerical results of the 2.5-D PDN model are shown in Fig. 6. The chiplet placement in the test structure is consistent with Fig. 3(a), while other test parameter settings are listed in Fig. 3 and Table I. To validate the accuracy of the proposed impedance modeling method for the 2.5-D PDN with capacitors, ten capacitors of 50 pF are placed uniformly on the interposer. The calculated impedance values closely correspond to the values obtained using Keysight ADS software. The channel modeling and validation of Algorithm 1 in 2.5-D IC are shown in Fig. 7. In this validation case, the parameters are given as follows: $w_{RDL} = 5 \mu\text{m}$, $s_{RDL} = 15 \mu\text{m}$, $t_{RDL} = 0.4 \mu\text{m}$, and $l_{RDL} = 250 \mu\text{m}$. The calculation results obtained from Algorithm 1 exhibit a good agreement with the ADS simulation. For the transistors in the buffer, the positive metal-oxide-semiconductor (pMOS) transistor has a channel width of 1.8 μm and a channel length of 180 nm. In Fig. 8(a), the jitter value obtained from the eye diagram simulation




Fig. 8. Verification of the final PSIJ. (a) Eye diagram by ADS. (b) Proposed method.

within the red dashed box aligns well with the value calculated using the proposed method shown in Fig. 8(b).

IV. PROBLEM FORMULATION

In this section, we collectively establish and analyze several highly relevant problems in chiplet-based 2.5-D IC. These include the PSIJ, the system impedance, the target impedance, and the placement of decoupling capacitors.

A. Decoupling Capacitor

The chiplet, as a predesigned and customized functional chip, is intended for plug-and-play integration. The redesign and replacement of decoupling capacitors on chiplets for impedance optimization deviate from the original purpose of the chiplet system in package (SiP) technology. In contrast, the interposer offers significant design potential for decoupling capacitor allocation. In the interposer-level PDNs, metal-insulator-metal (MIM) capacitors are most suitable due to their ultralow equivalent series inductance and ease of fabrication [47], [48]. The number of capacitors employed has a significant impact on the circuit's impedance. Distributing capacitors effectively on the interposer poses a challenge. Manually allocating capacitors can be a time-consuming task, requiring significant engineering effort. To address this, we propose a more general and compatible algorithm for a uniform capacitor distribution strategy in Algorithm 2. The interposer PDNs are composed of multiple unit cells. By considering the interposer size $M \times N$ and the total number of MIM capacitors N_C , the proposed algorithm facilitates a uniform capacitor placement scheme.

An example of the capacitor placement strategy is shown in Fig. 9, where $M_x = 15$, $M_y = 10$, and $N_C = 113$. First, capacitors are placed in each row to obtain scheme S_1 , and capacitors are placed in each column to obtain scheme S_2 . Scheme S_3 is obtained by intersecting S_1 and S_2 . Then place the remaining N_F capacitors around the center point o . Note that when the number of capacitors exceeds half of the unit cells, the placement process for capacitors is converted into a process for unit cells without capacitors. Therefore, in this case, it is necessary to perform a reverse operation, converting the S_4 into a capacitor scheme.

Algorithm 2 Capacitor Distribution Strategy

- 1: **Input:** Number of unit cells at x, y -direction M_x, M_y , number of capacitors N_C .
- 2: **Output:** Final capacitor placement scheme S_4 .
- 3: **if** $N_C \geq (M_x \times M_y)/2$ **then**
 $N_U = (M_x \times M_y - N_C)$,
 N_U is the number of unit cells without the capacitor.
- 4: Convert the N_C process to the N_U process below, and reverse the final scheme.
- 5: **end if**
- 6: **while** 1
- 7: Find adjacent divisors a and b of N_C ($a \geq b$).
- 8: **if** $M_x \leq a \cup M_y \leq b$ **then**
- 9: $N'_C = N_C - 1$.
- 10: **else**
- 11: **break**
- 12: **end if**
- 13: Number of capacitors finally placed $N_F = N_C - N'_C$.
- 14: Distance between adjacent capacitors in a row,
 $d_1 = \text{Round toward zero}((M_x - a)/(a + 1))$.
- 15: Distance from the last capacitor to the end in a row,
 $d_2 = M_x - (a \times (d_1 + 1))$.
- 16: Distance adjustment factor,
 $d_3 = \text{Round toward zero}(|d_2 - d_1|/2)$.
- 17: Position of the i th capacitor in each row,
 $p_x(i) = i \times (d_1 + 1) + d_3, i = 1, 2, \dots, a$. the capacitor scheme is S_1 .
- 18: Refer to 14–17, get capacitor scheme S_2 in each column.
- 19: The capacitor scheme $S_3 = S_1 \cap S_2$.
- 20: Find the center point o of $M_x \times M_y$, and place N_F capacitors around o , get the final capacitor scheme S_4 .




Fig. 9. Example of a capacitor placement strategy.

B. Target Impedance

In traditional circuit design, the target impedance is described by (4). The design parameters are adjusted to ensure that the system impedance remains lower than the target impedance, thereby controlling the noise voltage within an acceptable range. However, the strictness of the target impedance defined in (4) can result in overdesign in high-integration 2.5-D systems. New target impedance strategies have been proposed to reduce the system cost, which decreases the overuse of decoupling capacitors. In this work, we adopt a specific target impedance shown in Fig. 10 [49]. Equation (4) represents the flat region, while the knee point is determined




Fig. 10. Target impedance with flat and slope regions.

by (5). V_{ripple} in (4) represents the maximum allowable ripple voltage in the circuit. Beyond the point f_{knee} , the slope region of the target impedance curve increases at a rate of 20 dB/dec. Equation (6) represents the sum of the actual impedance over the target impedance, where Γ represents the set of frequency points, and (6) is subsequently used as an objective function

$$Z_{\text{target}} = \frac{V_{\text{ripple}}}{I_{\text{switch}}} \quad (4)$$

$$f_{\text{knee}} = \frac{0.35}{T_r} \quad (5)$$

$$\sum_{f(i) \in \Gamma} \left\{ \text{Max} \left(0, Z_{f(i)} - Z_{\text{target}, f(i)} \right) \right\}. \quad (6)$$

C. Problem Formulation

The modeling and verification of PSIJ and impedance have been discussed earlier. The number of decoupling capacitors, PSIJ, and impedance exhibit conflicting requirements. Therefore, we formulate the contradictions in the 2.5-D system as a multiobjective optimization problem, which can be expressed as follows:

$$\begin{aligned} \min F(\mathbf{x}) &= (f_1(\mathbf{x}), f_2(\mathbf{x}), f_3(\mathbf{x})) \\ f_1 &= t_{\text{PSIJ}} \\ f_2 &= N_C \\ f_3 &= \sum_{f(i) \in \Gamma} \left\{ \text{Max} \left(0, Z_{f(i)} - Z_{\text{target}, f(i)} \right) \right\}. \end{aligned} \quad (7)$$

\mathbf{x} represents the variable matrix. It is worth noting that achieving the minimum value for all objective functions simultaneously is not feasible due to their contradictory nature. Obviously, (7) is a multiobjective optimization problem. The Pareto front represents a set of optimal compromise solutions that cannot be dominated in the multiobjective function space. As the value of one objective function decreases, the values of other objective functions must change accordingly.

Note that the proposed optimization method aims to provide a comprehensive solution for maintaining power integrity. The problem formulation step encompasses a wide range of electrical characteristics. Therefore, depending on the specific problem, additional details can be incorporated into this step to address the issue more accurately.




Fig. 11. PCPS operation for multiobjective functions.

V. ALGORITHM

As mentioned earlier, the NSDE algorithm is a parallel search multiobjective method that capitalizes on population differences and exhibits excellent performance, and is used in this article.

In the iteration of a multiobjective algorithm, most of the computation time is spent on computing the multiobjective functions. The objective functions consist of high-time-consuming modules and low-time-consuming modules. For the high-time-consuming modules, PCPS operations, i.e., PCPS operations, are performed before optimization, as shown in Fig. 11. Note that it does not require computing all the results of the objective functions, but rather focuses on computing the independent and time-consuming parts. For example, channel modeling and PDN modeling are time-consuming modules that are independent of each other. If the modules are calculated during the optimization process, it will take a lot of time and the calculation will be repeated many times. In this case, the PCPS strategy is used to save computation time. The strategy is integrated with the NSDE algorithm to form the PCPS-NSDE algorithm. In the process of PCPS-NSDE, after the *Mutation*, *Crossover* and *Selection* operations, duplicates in the intermediate chromosomes and Pareto front of the multiobjective optimization process can be detrimental. Consequently, a duplicate removal (DR) operation has been incorporated to eliminate the duplicated chromosomes

$$\lambda = e^{-\frac{1-K}{K+1-k}} \quad (8)$$

$$\hat{\theta} = \hat{\theta}_0 \cdot 2^\lambda \quad (9)$$

$$\hat{q}_i^k = \hat{p}_i^k + \hat{\theta} \left(\hat{p}_{i'}^k - \hat{p}_{i''}^k \right) \quad (10)$$

where $i', i'' = 1, 2, \dots, \mathbb{R}, i \neq i', i \neq i'', i' \neq i''$.

$$\tilde{q}_{i,d}^k = \begin{cases} \tilde{p}_{i,d}^{k-1}, & r \geq \tilde{\theta} \\ \hat{q}_{i,d}^k, & r < \tilde{\theta}. \end{cases} \quad (11)$$

where $d = 1, 2, \dots, \mathcal{D}, k = 1, 2, \dots, \mathbb{K}$.

The steps of the proposed PCPS/DR-NSDE algorithm tailored for 2.5-D system optimization, are shown in Algorithm 3. The initialization phase involves setting the parameters and creating the chromosomes. Each chromosome consists of \mathcal{D} elements, each representing an optimization parameter. The total count of chromosomes is \mathcal{R} . *Mutation*

Algorithm 3 PCPS/DR-NSDE Algorithm

```

1: Input:  $Z_{Target}$ ,  $\Gamma$ ,  $\hat{\theta}_0$ ,  $\tilde{\theta}$ ,  $\mathcal{R}$ ,  $\mathcal{K}$ ,  $\mathcal{D}$ ,
   all parameters of the entire PDN.
2: Output: Final Pareto front.
3: Initialize the  $r$ ,  $\hat{\theta}_1$ ,  $\tilde{p}_i^0$ .
4: Do the Pre-Computation and Pre-Storage Operations.
5: for  $k = 1 : \mathbb{K}$  do
6:   Update  $\hat{q}_i^k$  by Mutation with (10).
7:   Update  $\tilde{q}_i^k$  by Crossover with (11).
8: while  $\tilde{q}_i^k$  have duplicates do
9:   Modify  $\tilde{q}_i^k$  by Duplicate Removal.
10: end while
11: Get  $\tilde{p}_i^k$  by combining  $\tilde{q}_i^k$  and  $\tilde{p}_i^{k-1}$ .
12: while  $\tilde{p}_i^k$  have duplicates do
13:   Modify  $\tilde{p}_i^k$  by Duplicate Removal.
14: end while
15: Arrange  $\tilde{p}_i^k$  by Non-Dominated Sorting.
16: Arrange  $\tilde{p}_i^k$  by Crowding Distance Sorting.
17: Get  $\tilde{p}_i^k$  by Selection
18: end for

```

operations simulate genetic mutations in organisms that randomly change an element in a chromosome. $\hat{\theta}$ represents the mutation operator, which regulates the scaling of the difference variable and is associated with the number of iterations as expressed in (8) and (9). The initial mutation operator is set as $\hat{\theta}_0$, and k represents the number of algorithm iterations. The process of selecting genes from the original and mutated chromosomes to form a new chromosome group is referred to as crossover, as shown in (10). *Crossover* operations simulate the natural phenomenon of chromosome crossover translocation, as expressed in (11). $\tilde{\theta}$ represents the crossover operator and signifies the probability of the crossover operation and r represents a random number within [0,1]. Both *Mutation* and *Crossover* operations are used to generate new chromosomes.

In the *Nondominated Sorting* operation [33], solutions in the total solution set that cannot be dominated by any other solution are labeled as Set 1. Then, Set 1 is removed from the total solution set and the remaining solutions that cannot be dominated by any other solution are labeled as Set 2. All the solutions in the solution set are sorted by dominance relationship and are divided into many subsets Set i , where i represents the set rank.

In the *Crowding Distance Sorting* operation, to measure the quality of the solutions in Set i , a crowding distance is assigned to each solution. The normalized crowding distance $D_{m,n}$ for the m th individual in the n th objective function is expressed in (12). The objective function is then traversed and the crowding distance $CD_{m,n}$ for the m th individual is obtained in (13). In Set i , a larger crowding distance represents a better solution. The goal of this operation is to make the solutions as dispersed as possible in the objective space to maintain the diversity of the population.

In the *Selection* operation, the chromosome sets from two adjacent iterations are merged and the *Nondominated Sorting* and *Crowding Distance Sorting* operations are performed, with

TABLE II
COMPARISON OF THE COMPLEXITY FOR THE FOUR ALGORITHMS

Algorithm	$O(n)$
NSPSO	$O[\mathbb{K}\mathbb{R}(f)]$
NSGA-II	$O[\mathbb{K}\mathbb{R}(f)]$
MOPSO	$O[\mathbb{K}\mathbb{R}(f)]$
PCPS/DR-NSDE	$O[\mathbb{K}\mathbb{R}(\hat{f})]$

TABLE III
COMPARISON OF THE RUNTIME FOR THE THREE OBJECTIVE FUNCTIONS (AVERAGED OVER TEN RUNS)

	Traditional (f_i)	PCPS strategy (\hat{f}_i)
Function 1	15.29 s	0.98 s
Function 2	<0.01 s	<0.01 s
Function 3	6.51 s	0.66 s

the smaller rank value and the longer crowding distance in the same rank being prioritized. The chromosomes in the top half of the sorting are selected for the next iteration

$$D_{m,n} = \frac{f_n(x_{m+1}) - f_n(x_{m-1})}{f_n(x_{\max}) - f_n(x_{\min})} \quad (12)$$

$$CD_m = \sum_n D_{n,m}. \quad (13)$$

The time complexity of the proposed algorithm is compared with the other three algorithms. We first derived the time complexity of the proposed algorithm as an example. In iteration, the computation of the objective functions to update individual values is the main time-consuming part, while the time for other parts can be ignored. Therefore, the comparison is mainly focused on the number of iterations of the objective functions. The time complexity of executing the objective functions once is set to $O(f)$, where f contains all objective function f_i . From above, the total number of chromosomes is \mathbb{R} , and the number of iterations is \mathbb{K} . Thus, the time complexity of the algorithm is $O(\mathbb{K}\mathbb{R}f)$. Besides, due to the adoption of PCPS strategy, the time complexity of executing the objective function once can be recorded as $O(\hat{f})$, and $O(\hat{f})$ is much smaller than $O(f)$. Therefore, the time complexity of using PCPS/DR-NSDE algorithm is $O[\mathbb{K}\mathbb{R}(\hat{f})]$. In other algorithms, including NSGA-II, NSPSO, MOPSO, and the individuals in the population, are referred to as particles or chromosomes, but the essence is the same. In calculations using these three algorithms, the number of particles/chromosomes is equally set to \mathbb{R} , and the number of iterations is equally set to \mathbb{K} . Thus, the time complexity is equally $O[\mathbb{K}\mathbb{R}f]$. The complexity comparison of the four algorithms is shown in Table II.

Overall, the parameters \mathbb{K} and \mathbb{R} are the same for these algorithms, and the difference in time complexity arises from f and \hat{f} . Further combined with Table III, it can be seen that a single objective function computation based on the PCPS strategy saves much time, and therefore a complete iteration of the algorithm also saves a significant amount of time, which will be compared in Section VI.




Fig. 12. Pareto fronts of Run 1. (a) PCPS/DR-NSDE. (b) NAGA-II. (c) MOPSO. (d) NSPSO.

VI. NUMERICAL RESULTS

In this section, the proposed PCPS/DR-NSDE algorithm is used to optimize 2.5-D electrical problems and the results obtained are compared with existing algorithms. Then, the methods for selecting desired solutions in the Pareto front and obtaining expected Pareto fronts under practical constraints are discussed. Finally, the effect of the target impedance on the 2.5-D electrical optimization is studied, and the influence of other structures on the 2.5-D system is also discussed.

A. Results and Comparison

To validate the proposed multiobjective optimization algorithm in the 2.5-D system, we use a test structure identical to that depicted in Fig. 3. The design parameters of the test structure are listed in Table I. Most parameters in Table I refer to the actual measurement-based literature [38], [39]. For other parameters, the values are as follows: $C_{pkg} = 26.40 \mu\text{F}$, $L_{C,pkg} = 4.61 \text{ pH}$, $R_{C,pkg} = 0.54 \text{ m}\Omega$, $L_{pkg} = 6.00 \text{ pH}$, $R_{pkg} = 0.03 \text{ m}\Omega$, and $C_{ESD} = 50 \text{ fF}$.

In this work, the parameters to be optimized are classified into three primary categories: 1) those related to the channel; 2) the buffer; and 3) the decoupling capacitor. These include specific parameters, such as channel dimensions (length, width, height, thickness, etc.), the number of buffer stages, MOS size, and the number of capacitors. The parameters of the hybrid objective functions are given as follows: $\mathcal{K} = 500$, $\mathcal{R} = 50$, $\mathcal{D} = 7$, $\hat{\theta}_0 = 0.4$, and $\hat{\theta} = 0.1$.

We have chosen to compare our proposed algorithm with three other classical algorithms that demonstrate good performance: 1) NAGA-II; 2) MOPSO; and 3) NSPSO. Each algorithm is run five times and the results from the first run are shown in Fig. 12. Given that the Ubuntu point is unknown in the 2.5-D engineering problem, hypervolume and C-metric serve as the most suitable indicators for evaluating algorithm performance. Owing to the time-intensive computation of

TABLE IV
COMPARISON OF HYPERVOLUME INDICATOR VALUES
OF FOUR ALGORITHMS AFTER FIVE RUNS

Algorithm	PCPS/DR-NSDE	NSGA-II	MOPSO	NSPSO
Mean value	0.937	0.933	0.919	0.923
Run 1	0.937	0.933	0.929	0.926
Run 2	0.937	0.934	0.920	0.929
Run 3	0.937	0.932	0.911	0.923
Run 4	0.937	0.932	0.928	0.924
Run 5	0.937	0.934	0.909	0.911

TABLE V
COMPARISON OF C-METRIC INDICATOR VALUES
OF FOUR ALGORITHMS AFTER FIVE RUNS

Algorithm	C(PCPS/DR-NSDE, -)			C(-, PCPS/DR-NSDE)		
	NSGA-II	MOPSO	NSPSO	NSGA-II	MOPSO	NSPSO
Run 1	0.98	0.96	0.98	0	0.02	0
Run 2	0.98	0.9	0.98	0	0.02	0
Run 3	0.96	0.96	0.96	0	0.02	0
Run 4	0.96	0.96	0.94	0	0	0
Run 5	0.98	0.9	0.98	0	0	0

TABLE VI
COMPARISON OF THE RUNTIME FOR THE FOUR ALGORITHMS

Algorithm	Average runtime
NSPSO	>1 day
NSGA-II	>1 day
MOPSO	>1 day
PCPS/DR-NSDE	51 min 32 s

the hypervolume metric, the Monte Carlo estimation-based hypervolume is utilized in this work. All indicators used in this article are expressed in percentage form.

The comparison of hypervolume indicators across different algorithms is shown in Table IV. The Pareto front generated by the PCPS/DR-NSDE method possesses the maximum hypervolume indicator, demonstrating that the solution set has superior diversity and convergence. At the same time, as shown in Table V, it can be observed that the $C(\text{PCPS/DR-NSDE}, -)$ values are significantly larger than the $C(-, \text{PCPS/DR-NSDE})$ values in all instances when compared with the three competitor algorithms. Meanwhile, it can be found that for the optimization problem in this article, the hypervolume indicator can accurately indicate the optimal algorithm, but there is no obvious difference among the indicator values. The C-metric can show a more distinct difference between the PCPS/DR-NSDE and other algorithms in this study.

The average runtime of five runs of each algorithm is presented in Table VI. It can be seen that the computational time of the objective function with the PCPS strategy is drastically reduced. In sum, the results show that the PCPS strategy-based DR-NSDE algorithm can save considerable time, and has the best performance in the 2.5-D problem.

B. Optimal Solutions Under Different Requirements

$$\begin{aligned}
 \min \quad & \Psi = \gamma_1 \phi'_1 + \gamma_2 \phi'_2 + \gamma_3 \phi'_3 \\
 & \phi'_i = \text{normalization}(\phi_i) \\
 \text{s.t.} \quad & \phi_1 \leq \lambda_1(\text{ps}), \phi_2 \leq \lambda_2(\text{num.}), \phi_3 \leq \lambda_3(\Omega). \quad (14)
 \end{aligned}$$




Fig. 13. Pareto fronts with (a) three minimum solutions and (b) three required optimal solutions.

As shown in Fig. 13(a), the minimum PSIJ solution, the minimum capacitor number solution, and the minimum total impedance difference solution are marked in green, black and blue, respectively. Moreover, among the three objective functions, different parameters can be defined in (14) in accordance with specific requirements. The unique solution with the minimum Ψ value can be obtained from all points in Pareto front, which is called the required optimal solution. The required optimal solution differs from the multiobjective optimization process and is calculated based on the defined parameters. φ_i represents the i th objective function value in the Pareto front. γ_i represents the weight coefficient of the i th objective function. λ_i represents the upper limit of the i th objective function in the Pareto front.

For instance, when $\gamma_1 = 1$, $\gamma_2 = 0$, $\gamma_3 = 0$, $\lambda_1 = 50$ ps, $\lambda_2 = 50$, $\lambda_3 = 10 \Omega$, the goal of this parameter setting is to obtain a smaller PSIJ when the capacitor number and impedance do not exceed a specific value and the green ball represents the required optimal solution as shown in Fig. 13(b). When $\gamma_1 = 1/3$, $\gamma_2 = 1/3$, $\gamma_3 = 1/3$, the goal of this parameter setting is to make the three objective functions uniformly, and the corresponding required optimal solution is marked in black. When $\gamma_1 = 0.2$, $\gamma_2 = 0.2$, $\gamma_3 = 0.6$, the blue ball represents the required optimal solution, denoting less impedance. The first six cases in Fig. 14(a) and (b) show the corresponding impedance curves and placement schemes of the three minimum function solutions and the three required optimal solutions. For the contradictory multiobjective functions, achieving the minimum value for one function means that other functions cannot reach the optimal values, or might even yield poor values. For example, the minimum capacitor can reach zero, but the impedance curve at this time is bad. This method can identify solutions for various requirements within a single Pareto front.

C. Pareto Fronts Under Multiconstraints

Unlike the above approach of searching for the optimal solution in the Pareto front, a more intuitive and effective method is to introduce constraints in the proposed algorithm under more stringent conditions. General multiobjective optimization aims to find the compromise Pareto front where the value of each function is minimized. However, in the real 2.5-D design, there could be additional constraints rooted in the actual circuit,




Fig. 14. Three minimum function solutions and the three required optimal solutions in the Pareto front. (a) Real impedance and target impedance curves. (b) Decoupling capacitor placement schemes.

such as the channel jitter not exceeding a certain threshold, or the capacitor number in the interposer not exceeding a certain value, among others. As a result, the multiconstraints of the multiobjective functions are considered in

$$\begin{aligned} \text{s.t. } f_1 &\leq \mathbb{N}_1(\text{ps}) \\ f_2 &\leq \mathbb{N}_2(\text{num.}) \\ f_3 &\leq \mathbb{N}_3(\Omega). \end{aligned} \quad (15)$$

To examine the influence of constraints on system multiobjective optimization, two sets of test cases with constraints $\mathbb{N}_1 = 20$ ps, $\mathbb{N}_2 = 50$ and $\mathbb{N}_3 = 30 \Omega$ and $\mathbb{N}_1 = 5$ ps, $\mathbb{N}_2 = 30$ and $\mathbb{N}_3 = 20 \Omega$, are adopted, respectively. Each set comprises eight test cases with varying constraints, including case I with f_1 , f_2 , and f_3 constraints, case II with f_2 and f_3 constraints, case III with f_1 and f_3 constraints, case IV with f_1 and f_2 constraints, case V with f_1 constraints, case VI with f_2 constraints, case VII with f_3 constraints, and case VIII with no constraint. Fig. 15 shows the average values of each function of the Pareto front, where 50 represents the total number of solutions in the Pareto fronts, and the numerator represents




Fig. 15. Average values of each function under different constraints. (a) First set of test cases. (b) Second set of test cases.

the number of solutions that meet the constraints. In most cases, a specific constraint degrades the performance of other aspects of the 2.5-D circuit, reflecting a tradeoff. For example, in case III of each set, when the PSIJ and impedance are constrained, the capacitor number will increase. Furthermore, it can be found that although an increase in impedance elevates the SSN, there is no positive correlation between PSIJ and impedance. In each set, Case IV has a small PSIJ value, but the impedance is considerably high.

In addition, to clearly illustrate the tradeoffs in the multiobjective optimization process for 2.5-D circuits under constraints, six additional specific test cases with varying constraints are selected for analysis. These cases include case I with $N_2 = 30$, $N_3 = 20 \Omega$, $\gamma_1 = 1$, $\gamma_2 = 0$, $\gamma_3 = 0$, case II with $N_1 = 5$ ps, $N_3 = 20 \Omega$, $\gamma_1 = 0$, $\gamma_2 = 1$, $\gamma_3 = 0$, case III with $N_2 = 30$, $N_3 = 20 \Omega$, $\gamma_1 = 0$, $\gamma_2 = 0$, $\gamma_3 = 1$, case IV with $N_1 = 2$ ps, $\gamma_1 = 0$, $\gamma_2 = 0.5$, $\gamma_3 = 0.5$, case V with $N_2 = 5$, $\gamma_1 = 0.5$, $\gamma_2 = 0$, $\gamma_3 = 0.5$, case VI with $N_3 = 10 \Omega$, $\gamma_1 = 0.5$, $\gamma_2 = 0.5$, $\gamma_3 = 0$. The results of these cases are shown in the final six cases of Fig. 14(a) and (b). The first three cases show that when two parameters meet the constraints, the minimum value that the remaining parameter can reach is notably worse than the unconstrained cases mentioned above. The last three cases show the situation of a single constraint. When one objective function value satisfies a constraint, the other functions can be appropriately selected by setting proper weight coefficients. In the final three cases, under a single constraint, the remaining two uniform function values are selected from the Pareto fronts. Moreover, when the constraints and weight coefficients are manually defined, the proposed method can effectively guide the 2.5-D design.

D. Pareto Fronts Under Improved Target Impedance

According to the profound understanding of the circuit, various improved target impedances have been proposed. This article explores the effects of different target impedances, labeled as 1, 2, and 3 from [49], [50], and [51], on the multiobjective optimization of 2.5-D circuits. The Pareto fronts derived from multiobjective optimization of 2.5-D circuits vary according to the different target impedances. In Fig. 16, we compare the solutions with the smallest impedance differences in each Pareto front. It is observed that the number of optimal capacitors and the corresponding jitter values vary under different target impedances. Therefore, in the predesign stage




Fig. 16. Minimum sums of impedance difference in Pareto fronts under three different target impedance curves. (a) Target impedance 1. (b) Target impedance 2. (c) Target impedance 3.

of the chiplet-based circuits, the selection of a suitable target impedance becomes a pivotal decision, guided by the specific requirements of the system.

E. Other Methods to Improve System Performance

In this article, the electrical characteristics are improved by adjusting the channel structure, capacitor placement scheme, and chip placement scheme. In addition, the structure of the TSV array also affects the electrical performance of the system, such as a square or honeycomb TSV structure, formed by multiple ground TSVs [52], [53] and electromagnetic shielding of the signaling TSVs in the middle, can improve the system signal quality. In future work, we will consider the impact of the TSV array scheme on 2.5-D electrical properties.

In addition, optimizing the PDN parameters can further improve the electrical performance of 2.5-D IC. For example, a wider PDN grid results in lower resistance, making it easier to meet the target impedance in the low-frequency range. Increasing the TSV pitch can reduce mutual inductance and lower the PDN impedance at mid-to-high-frequency range. In future research, the optimization of PDN parameters will be investigated considering practical constraints.

F. Conclusion

In this article, for the first time, a novel PCPS/DR-NSDE algorithm is proposed to address the PSIJ, impedance, target impedance, and decoupling capacitor-based multiobjective problem in 2.5-D IC. An algorithm based on length judgment, minimum unit division, and S-parameter cascade is proposed to model the channel. Meanwhile, a uniform decoupling capacitor placement strategy is discussed to improve the design efficiency. A PCPS strategy is applied for the high-time-consuming modules. Compared to classic multiobjective algorithms, the gained Pareto front has the best-hypervolume C-metric indicators among the four algorithms. Selecting appropriate constraints and target impedance, the proposed method is valuable in the 2.5-D IC predesign.

REFERENCES

- [1] P. Vanna-Iampikul et al., "Snap-3D: A constrained placement-driven physical design methodology for high performance 3-D ICs," *IEEE Trans. Comput. Aided Design Integr. Circuits Syst.*, vol. 42, no. 7, pp. 2331–2335, Jul. 2023, doi: [10.1109/TCAD.2022.3218763](https://doi.org/10.1109/TCAD.2022.3218763).
- [2] K. N. Dang, A. B. Ahmed, A. B. Abdallah, and X.-T. Tran, "HotCluster: A thermal-aware defect recovery method for through-silicon-vias toward reliable 3-D ICs systems," *IEEE Trans. Comput. Aided Design Integr. Circuits Syst.*, vol. 41, no. 4, pp. 799–812, Apr. 2022, doi: [10.1109/TCAD.2021.3069370](https://doi.org/10.1109/TCAD.2021.3069370).

- [3] B. W. Ku, K. Chang, and S. K. Lim, "Compact-2D: A physical design methodology to build two-tier gate-level 3-D ICs," *IEEE Trans. Comput. Aided Design Integr. Circuits Syst.*, vol. 39, no. 6, pp. 1151–1164, Jun. 2020, doi: [10.1109/TCAD.2019.2952542](https://doi.org/10.1109/TCAD.2019.2952542).
- [4] Y. Peng, T. Song, D. Petranovic, and S. K. Lim, "Silicon effect-aware full-chip extraction and mitigation of TSV-to-TSV coupling," *IEEE Trans. Comput. Aided Design Integr. Circuits Syst.*, vol. 33, no. 12, pp. 1900–1913, Dec. 2014, doi: [10.1109/TCAD.2014.2359578](https://doi.org/10.1109/TCAD.2014.2359578).
- [5] H. Park et al., "Transformer network-based reinforcement learning method for power distribution network (PDN) optimization of high bandwidth memory (HBM)," *IEEE Trans. Microw. Theory Techn.*, vol. 70, no. 11, pp. 4772–4786, Nov. 2022, doi: [10.1109/TMTT.2022.3202221](https://doi.org/10.1109/TMTT.2022.3202221).
- [6] W. T. Beyene, "Application of artificial neural networks to statistical analysis and nonlinear modeling of high-speed interconnect systems," *IEEE Trans. Comput. Aided Design Integr. Circuits Syst.*, vol. 26, no. 1, pp. 166–176, Jan. 2007, doi: [10.1109/TCAD.2006.882518](https://doi.org/10.1109/TCAD.2006.882518).
- [7] J. Kim, J. Lee, S. Cho, C. Hwang, C. Yoon, and J. Fan, "Analytical probability density calculation for step pulse response of a single-ended buffer with arbitrary power-supply voltage fluctuations," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 61, no. 7, pp. 2022–2033, Jul. 2014, doi: [10.1109/TCSI.2013.2295933](https://doi.org/10.1109/TCSI.2013.2295933).
- [8] X. J. Wang and T. Kwasniewski, "Propagation delay-based expression of power supply-induced jitter sensitivity for CMOS buffer chain," *IEEE Trans. Electromagn. Compat.*, vol. 58, no. 2, pp. 627–630, Apr. 2016, doi: [10.1109/TEMC.2016.2517635](https://doi.org/10.1109/TEMC.2016.2517635).
- [9] P. Arora, J. N. Tripathi, and H. Shrimali, "Device parameter-based analytical modeling of power supply induced jitter in CMOS inverters," *IEEE Trans. Electron Devices*, vol. 68, no. 7, pp. 3268–3275, Jul. 2021, doi: [10.1109/TED.2021.3082106](https://doi.org/10.1109/TED.2021.3082106).
- [10] J. N. Tripathi, P. Arora, H. Shrimali, and R. Achar, "Efficient jitter analysis for a chain of CMOS inverters," *IEEE Trans. Electromagn. Compat.*, vol. 62, no. 1, pp. 229–239, Feb. 2020, doi: [10.1109/TEMC.2018.2878354](https://doi.org/10.1109/TEMC.2018.2878354).
- [11] Y. Sun, J. Lee, and C. Hwang, "A generalized power supply induced jitter model based on power supply rejection ratio response," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 29, no. 6, pp. 1052–1060, Jun. 2021, doi: [10.1109/TVLSI.2021.3072799](https://doi.org/10.1109/TVLSI.2021.3072799).
- [12] H. Kim, J. Kim, J. Fan, and C. Hwang, "Precise analytical model of power supply induced jitter transfer function at inverter chains," *IEEE Trans. Electromagn. Compat.*, vol. 60, no. 5, pp. 1491–1499, Oct. 2018, doi: [10.1109/TEMC.2017.2764867](https://doi.org/10.1109/TEMC.2017.2764867).
- [13] J. N. Tripathi and F. G. Canavero, "An efficient estimation of power supply-induced jitter by numerical method," *IEEE Microw. Wireless Compon. Lett.*, vol. 27, no. 12, pp. 1050–1052, Dec. 2017, doi: [10.1109/LMWC.2017.2760740](https://doi.org/10.1109/LMWC.2017.2760740).
- [14] J. N. Tripathi, V. K. Sharma, and H. Shrimali, "A review on power supply induced jitter," *IEEE Trans. Compon., Packag. Manuf. Technol.*, vol. 9, no. 3, pp. 511–524, Mar. 2019, doi: [10.1109/TCPMT.2018.2872608](https://doi.org/10.1109/TCPMT.2018.2872608).
- [15] Z. Xu, Z. Wang, Y. Sun, C. Hwang, H. Delingette, and J. Fan, "Jitter-aware economic PDN optimization with a genetic algorithm," *IEEE Trans. Microw. Theory Techn.*, vol. 69, no. 8, pp. 3715–3725, Aug. 2021, doi: [10.1109/TMTT.2021.3087188](https://doi.org/10.1109/TMTT.2021.3087188).
- [16] A. E. Moreno-Mojica and J. E. Rayas-Sánchez, "Frequency-and time-domain yield optimization of a power delivery network subject to large decoupling capacitor tolerances," *IEEE Trans. Comput. Aided Design Integr. Circuits Syst.*, vol. 41, no. 12, pp. 5610–5620, Dec. 2022, doi: [10.1109/TCAD.2022.3163673](https://doi.org/10.1109/TCAD.2022.3163673).
- [17] Y. Sun, M. Ouyang, X. Sun, and C. Hwang, "Prediction of power supply induced jitter with PDN design parameters," *IEEE Trans. Electromag. Compat.*, vol. 64, no. 6, pp. 2238–2248, Dec. 2022, doi: [10.1109/TEMC.2022.3201899](https://doi.org/10.1109/TEMC.2022.3201899).
- [18] Y. Sun, J. Kim, M. Ouyang, and C. Hwang, "Improved target impedance concept with jitter specification," *IEEE Trans. Electromag. Compat.*, vol. 62, no. 4, pp. 1534–1545, Aug. 2020, doi: [10.1109/TEMC.2020.2996430](https://doi.org/10.1109/TEMC.2020.2996430).
- [19] W. T. Beyene, H.-S. Kang, A. Hashemi, G. Chen, and X. Liu, "Noise and jitter characterization of high-speed interfaces in heterogeneous integrated systems," *IEEE Trans. Compon., Packag. Manuf. Technol.*, vol. 11, no. 1, pp. 109–117, Jan. 2021, doi: [10.1109/TCPMT.2020.3045429](https://doi.org/10.1109/TCPMT.2020.3045429).
- [20] T. Shin et al., "Modeling and analysis of system-level power supply noise induced jitter (PSIJ) for 4 Gbps high bandwidth memory (HBM) I/O interface," in *Proc. IEEE Electr. Design Adv. Packag. Syst. (EDAPS)*, Urbana, IL, USA, 2021, pp. 1–3, doi: [10.1109/EDAPS53774.2021.9656992](https://doi.org/10.1109/EDAPS53774.2021.9656992).
- [21] H. Park et al., "Scalable transformer network-based reinforcement learning method for PSIJ optimization in HBM," in *Proc. IEEE 31st Conf. Electr. Perform. Electron. Packag. Syst. (EPEPS)*, San Jose, CA, USA, 2022, pp. 1–3, doi: [10.1109/EPEPS53828.2022.9947166](https://doi.org/10.1109/EPEPS53828.2022.9947166).
- [22] H. Park et al., "Deep reinforcement learning-based optimal decoupling capacitor design method for silicon interposer-based 2.5-D/3-D ICs," *IEEE Trans. Compon., Packag. Manuf. Technol.*, vol. 10, no. 3, pp. 467–478, Mar. 2020, doi: [10.1109/TCPMT.2020.2972019](https://doi.org/10.1109/TCPMT.2020.2972019).
- [23] H. Park et al., "Reinforcement learning-based optimal on-board decoupling capacitor design method," in *Proc. IEEE 27th Conf. Electr. Perform. Electron. Packag. Syst. (EPEPS)*, San Jose, CA, USA, 2018, pp. 213–215, doi: [10.1109/EPEPS.2018.8534195](https://doi.org/10.1109/EPEPS.2018.8534195).
- [24] L. Zhang, L. Jiang, J. Juang, Z. Yang, E.-P. Li, and C. Hwang, "Decoupling optimization for complex PDN structures using deep reinforcement learning," *IEEE Trans. Microw. Theory Techn.*, vol. 71, no. 9, pp. 3773–3783, Sep. 2023, doi: [10.1109/TMTT.2023.3248237](https://doi.org/10.1109/TMTT.2023.3248237).
- [25] S. Hemaram and J. N. Tripathi, "Optimal design of a decoupling network using variants of particle swarm optimization algorithm," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, Daegu, South Korea, 2021, pp. 1–5, doi: [10.1109/ISCAS51556.2021.9401546](https://doi.org/10.1109/ISCAS51556.2021.9401546).
- [26] X. Tan, X.-C. Li, and J. Mao, "Time-domain analysis of noise coupling between package and PCB power/ground planes based on WLP-FDTD," *IEEE Trans. Compon., Packag. Manuf. Technol.*, vol. 7, no. 2, pp. 269–275, Feb. 2017, doi: [10.1109/TCPMT.2016.2628050](https://doi.org/10.1109/TCPMT.2016.2628050).
- [27] J. Kim et al., "Chiplet/interposer co-design for power delivery network optimization in heterogeneous 2.5-D ICs," *IEEE Trans. Compon., Packag. Manuf. Technol.*, vol. 11, no. 12, pp. 2148–2157, Dec. 2021, doi: [10.1109/TCPMT.2021.3113664](https://doi.org/10.1109/TCPMT.2021.3113664).
- [28] J. Kim et al., "Architecture, chip, and package codesign flow for interposer-based 2.5-D chiplet integration enabling heterogeneous IP reuse," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 28, no. 11, pp. 2424–2437, Nov. 2020, doi: [10.1109/TVLSI.2020.3015494](https://doi.org/10.1109/TVLSI.2020.3015494).
- [29] A. Coskun et al., "Cross-layer co-optimization of network design and chiplet placement in 2.5-D systems," *IEEE Trans. Comput. Aided Design Integr. Circuits Syst.*, vol. 39, no. 12, pp. 5183–5196, Dec. 2020, doi: [10.1109/TCAD.2020.2970019](https://doi.org/10.1109/TCAD.2020.2970019).
- [30] H. Park et al., "Design flow for active interposer-based 2.5-D ICs and study of RISC-V architecture with secure NoC," *IEEE Trans. Compon., Packag. Manuf. Technol.*, vol. 10, no. 12, pp. 2047–2060, Dec. 2020, doi: [10.1109/TCPMT.2020.3033136](https://doi.org/10.1109/TCPMT.2020.3033136).
- [31] S. Zhang, F. Yang, C. Yan, D. Zhou, and X. Zeng, "An efficient batch-constrained bayesian optimization approach for analog circuit synthesis via multiobjective acquisition ensemble," *IEEE Trans. Comput. Aided Design Integr. Circuits Syst.*, vol. 41, no. 1, pp. 1–14, Jan. 2022, doi: [10.1109/TCAD.2021.3054811](https://doi.org/10.1109/TCAD.2021.3054811).
- [32] H. Chae et al., "ISOP: Machine learning-assisted inverse stack-up optimization for advanced package design," in *Proc. Design Autom. Test Eur. Conf. Exhibit. (DATE)*, Antwerp, Belgium, 2023, pp. 1–6, doi: [10.23919/DATES6975.2023.10137055](https://doi.org/10.23919/DATES6975.2023.10137055).
- [33] C. Bai, Q. Sun, J. Zhai, Y. Ma, B. Yu, and M. D. F. Wong, "BOOM-Explorer: RISC-V boom microarchitecture design space exploration framework," in *Proc. IEEE/ACM Int. Conf. Comput. Aided Design (ICCAD)*, Munich, Germany, 2021, pp. 1–9, doi: [10.1109/ICCAD51958.2021.9643455](https://doi.org/10.1109/ICCAD51958.2021.9643455).
- [34] Y. Zhai and S. Gao, "Monte carlo tree descent for black-box optimization," in *Proc. Adv. Neural Inf. Process. Syst.*, 2022, pp. 12581–12593.
- [35] T. Murata and H. Ishibuchi, "MOGA: Multi-objective genetic algorithms," in *Proc. IEEE Int. Conf. Evol. Comput.*, 1995, pp. 289–294.
- [36] C. A. C. Coello and M. S. Lechuga, "MOPSO: A proposal for multiple objective particle swarm optimization," in *Proc. Congr. Evolut. Comput. (CEC)*, 2002, pp. 1051–1056.
- [37] K. Deb, A. Pratap, S. Agarwal, and T. Meyarivan, "A fast and elitist multiobjective genetic algorithm: NSGA-II," in *Proc. IEEE Trans. Evol. Comput.*, vol. 6, no. 2, pp. 182–197, Apr. 2002, doi: [10.1109/4235.996017](https://doi.org/10.1109/4235.996017).
- [38] F. Xue, A. C. Sanderson, and R. J. Graves, "Pareto-based multi-objective differential evolution," in *Proc. Congr. Evolut. Comput. (CEC)*, 2003, pp. 862–869.
- [39] W. Du, W. Zhong, Y. Tang, W. Du, and Y. Jin, "High-dimensional robust multi-objective optimization for order scheduling: A decision variable classification approach," *IEEE Trans. Ind. Informat.*, vol. 15, no. 1, pp. 293–304, Jan. 2019, doi: [10.1109/TII.2018.2836189](https://doi.org/10.1109/TII.2018.2836189).

- [40] Q. Luo, G. Wu, B. Ji, L. Wang, and P. N. Suganthan, "Hybrid multi-objective optimization approach with Pareto local search for collaborative truck-drone routing problems considering flexible time windows," *IEEE Trans. Intell. Transp. Syst.*, vol. 23, no. 8, pp. 13011–13025, Aug. 2022, doi: [10.1109/TITS.2021.3119080](https://doi.org/10.1109/TITS.2021.3119080).
- [41] Y. Cao, "Hypervolume indicator," MATLAB central file exchange, Mar. 2023. [Online]. Available: <https://www.mathworks.com/matlabcentral/fileexchange/19651-hypervolume-indicator>
- [42] K. Kim et al., "Modeling and analysis of a power distribution network in TSV-based 3-D memory IC including P/G TSVs, on-chip decoupling capacitors, and silicon substrate effects," *IEEE Trans. Compon., Packag. Manuf. Technol.*, vol. 2, no. 12, pp. 2057–2070, Dec. 2012, doi: [10.1109/TCPMT.2012.2214482](https://doi.org/10.1109/TCPMT.2012.2214482).
- [43] K. Kim et al., "Interposer power distribution network (PDN) modeling using a segmentation method for 3-D ICs with TSVs," *IEEE Trans. Compon., Packag. Manuf. Technol.*, vol. 3, no. 11, pp. 1891–1906, Nov. 2013, doi: [10.1109/TCPMT.2013.2276050](https://doi.org/10.1109/TCPMT.2013.2276050).
- [44] J. Kim et al., "High-frequency scalable electrical model and analysis of a through silicon via (TSV)," *IEEE Trans. Compon., Packag. Manuf. Technol.*, vol. 1, no. 2, pp. 181–195, Feb. 2011, doi: [10.1109/TCPMT.2010.2101890](https://doi.org/10.1109/TCPMT.2010.2101890).
- [45] J. Kim et al., "Chip-package hierarchical power distribution network modeling and analysis based on a segmentation method," *IEEE Trans. Adv. Packag.*, vol. 33, no. 3, pp. 647–659, Aug. 2010, doi: [10.1109/TADVP.2010.2043673](https://doi.org/10.1109/TADVP.2010.2043673).
- [46] Y. Zhang, X. Zhang, and M. S. Bakir, "Benchmarking digital die-to-die channels in 2.5-D and 3-D heterogeneous integration platforms," *IEEE Trans. Electron Devices*, vol. 65, no. 12, pp. 5460–5467, Dec. 2018, doi: [10.1109/TED.2018.2876688](https://doi.org/10.1109/TED.2018.2876688).
- [47] "Cadence system analysis." Accessed: Mar. 23, 2023. [Online]. Available: <https://resources.system-analysis.cadence.com/blog/msa2021-the-difference-between-lumped-and-distributed-elements-in-microwave-circuits>
- [48] K. L. Kaiser, *Electromagnetic Compatibility Handbook*. Boca Raton, FL, USA: CRC Press, 2004.
- [49] F. Rao and S. Hindi, "Frequency domain analysis of jitter amplification in clock channels," in *Proc. IEEE 21st Conf. Electr. Perform. Electron. Packag. Syst.*, Tempe, AZ, USA, 2012, pp. 51–54, doi: [10.1109/EPEPS.2012.6457841](https://doi.org/10.1109/EPEPS.2012.6457841).
- [50] X. Guo, "Study jitter amplification of a passive channel and investigation of S_2 magnitude extraction methodologies using a pattern generator and oscilloscope," M.S. thesis, Dept. Electr. Eng., Missouri Univ. Sci. Technol., Rolla, MO, USA, 2016.
- [51] K. Cho et al., "Power distribution network (PDN) design and analysis of a single and double-sided high bandwidth memory (HBM) interposer for 2.5D Terabyte/s bandwidth system," in *Proc. IEEE Int. Symp. Electromagn. Compatibil. (EMC)*, Ottawa, ON, Canada, 2016, pp. 96–99, doi: [10.1109/ISEMC.2016.7571620](https://doi.org/10.1109/ISEMC.2016.7571620).
- [52] K. Cho et al., "Design and analysis of power distribution network (PDN) for high bandwidth memory (HBM) interposer in 2.5D Terabyte/s bandwidth graphics module," in *Proc. IEEE 66th Electron. Compon. Technol. Conf. (ECTC)*, Las Vegas, NV, USA, 2016, pp. 407–412, doi: [10.1109/ECTC.2016.84](https://doi.org/10.1109/ECTC.2016.84).
- [53] G. Chen and D. Oh, "Improving the target impedance method for PCB decoupling of core power," in *Proc. IEEE 64th Electr. Compon. Technol. Conf. (ECTC)*, Orlando, FL, USA, 2014, pp. 566–571, doi: [10.1109/ECTC.2014.6897341](https://doi.org/10.1109/ECTC.2014.6897341).
- [54] J. Kim et al., "Improved target impedance and IC transient current measurement for power distribution network design," in *Proc. IEEE Int. Symp. Electromagn. Compatibil.*, Fort Lauderdale, FL, USA, 2010, pp. 445–450, doi: [10.1109/ISEMC.2010.5711316](https://doi.org/10.1109/ISEMC.2010.5711316).
- [55] Y. Kim et al., "Power distribution network design and optimization based on frequency dependent target impedance," in *Proc. IEEE Electr. Design Adv. Packag. Syst. Symp. (EDAPS)*, Seoul, South Korea, 2015, pp. 89–92, doi: [10.1109/EDAPS.2015.7383675](https://doi.org/10.1109/EDAPS.2015.7383675).
- [56] T. Ni et al., "A novel TDMA-based fault tolerance technique for the TSVs in 3D-ICs using honeycomb topology," *IEEE Trans. Emerg. Topics Comput.*, vol. 9, no. 2, pp. 724–734, Apr.–Jun. 2021, doi: [10.1109/TETC.2020.2969237](https://doi.org/10.1109/TETC.2020.2969237).
- [57] T. Ni et al., "LCHR-TSV: Novel low cost and highly repairable honeycomb-based TSV redundancy architecture for clustered faults," *IEEE Trans. Comput. Aided Design Integr. Circuits Syst.*, vol. 39, no. 10, pp. 2938–2951, Oct. 2020, doi: [10.1109/TCAD.2019.2946243](https://doi.org/10.1109/TCAD.2019.2946243).




Changle Zhi received the B.S. degree in microelectronics science and engineering from the Harbin University of Science and Technology, Harbin, China, in 2018, and the Ph.D. degree in microelectronics and solid-state electronics from Xidian University, Xi'an, China, in 2023.

He is currently a Postdoctoral Fellow with the School of Integrated Circuits, Xidian University. His research interests include high-density integration technology and chiplet-based microsystem design.



Gang Dong received the B.S., M.S., and Ph.D. degrees in microelectronics and solid-state electronics from Xidian University, Xi'an, China, in 2000, 2003, and 2004, respectively.

He is currently a Professor with the School of Microelectronics, Xidian University. His research interests include high-density integration technology and chiplet-based microsystem design.



Wei Xiong received the B.S., M.S., and Ph.D. degrees in microelectronics and solid-state electronics from Xidian University, Xi'an, China, in 2013, 2016, and 2023, respectively.

His research interests include high-density integration technology and chiplet based microsystem design. His research interests include 3-D integration and microwave passive device design.



Deguang Yang received the B.S. degree in integrated circuit design and integrated system from the Qingdao University of Science and Technology, Qingdao, China, in 2019. He is currently pursuing the Ph.D. degree in microelectronics and solid-state electronics with Xidian University, Xi'an, China.

His research interests include artificial intelligence-based signal and power integrity design and analysis for 3-D ICs.



Daihang Liu received the B.S. degree in integrated circuit design and integrated system from Xidian University, Xi'an, China, in 2019, where he is currently pursuing the Ph.D. degree in microelectronics and solid-state electronics.

His research interests include artificial intelligence-based electrothermal design and analysis for 3-D ICs.



Yinghao Feng received the B.S. degree in integrated circuit design and integrated system from Xidian University, Xi'an, China, in 2020, where he is currently pursuing the M.S. degree in integrated circuit engineering.

His research interests include artificial intelligence-based electrothermal design and analysis for 3-D ICs.



Yang Wang received the B.S. degree in integrated circuit design and integrated system from Xidian University, Xi'an, China, in 2018, where he is currently pursuing the Ph.D. degree in microelectronics and solid-state electronics.

His research interests include artificial intelligence-based signal and power integrity design and analysis for 3-D ICs.



Yintang Yang (Senior Member, IEEE) received the B.S. and M.S. degrees in semiconductor devices and microelectronics from Xidian University, Xi'an, China, in 1982 and 1984, respectively.

He was a Professor and an Advisor of Ph.D. candidates. He is successively the Director of the Research Institute of Microelectronics, the Deputy Dean of the School of Technical Physics, the Dean of the School of Microelectronics, and the Vice President of Xidian University. His current research interests include high-speed data converters, 3-D

integrated circuits, network-on-a-chip, and new semiconductor devices.



Zhangming Zhu received the B.S., M.S., and Ph.D. degrees in microelectronics from Xidian University, Xi'an, China, in 2000, 2003, and 2004, respectively.

Since 2009, he has been a Professor with the School of Microelectronics, Xidian University, where he is the Director of the Institute of Integrated Circuit. He has published more than 170 papers in IEEE journal. His current research interests include ADC/DAC and AFE, analog integrated circuits, RF integrated circuits, integration of opto-sensing and computing, and intelligent edge computing for sensors.

Prof. Zhu serves as an Associate Editor for the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEM PART II—EXPRESS BRIEFS and as an Editor in Chief for the *Microelectronics Journal* (Elsevier).