





Chisel — an Agile Hardware Description Language

An Introduction to Chisel

Shixin CHEN February 25, 2022

FPGA Group, Hardware Innovation Center

Outline

Preliminary

Instances of Chisel

Chisel for Super Resolution on FPGA

Q & A

Thanks for listening!

Preliminary

Integrated Circuit Design Flow




Figure 1: IC Design Flow



(a) Chisel in Reality



(b) Chisel in IC Design

Figure 2: Chisel

Hardware Description Languages (HDL)¹

- ► Register Transfer Language (RTL)
 - Verilog, VHDL
- ► Meta HDL and Transpilers

```
C++ SystemC, VisualHDL
```

Python PyRTL, Pyrope

Java jhdl

Scala Chisel, SpinalHDL

- ► High-Level Synthesis (HLS)
 - HLS
 - Legup

¹https://github.com/drom/awesome-hdl

Drawbacks of Verilog

Verilog

The language has been dominant in IC design for more than 30 years.

- ► A classical but old-fashioned language
 - Incompatible with contemporary software development styles
- ► Unfriendly to design efficiency
 - Low-level abstractions
 - Time-consuming development cycles

Why is Scala? & Why is Chisel?

Chisel

Constructing Hardware In Scala Embedded Language

- ▶ **Scala**, an excellent host language used as Domain Specific Language (DSL)
 - Functional programming
 - Extensibility
- ▶ **Chisel**, embedded in Scala, facilitating digital design
 - Abstraction between Verilog and HLS
 - Higher efficiency

How can Chise help?

Motivation


Through **Circuit Generators**, developers can leverage the hard work of design experts and raise the level of design abstraction to meet the demand of evolution in IC design, especially in SoC and Processors.

- ▶ Using **Modern Programming Styles** to productively arrange IC elements
 - Object-oriented programming
 - Functional programming
 - Parameterized types
- ► Using *Blackbox* to work with Verilog compatibly

Instances of Chisel

Chisel Types Tree

- ▶ Providing a library of class and objects to describe hardware flexibly
 - Structure: Module, Bundle, App, Object ...
 - Hardware: Reg, Wire, Mux, SRAM ...
 - Types: UInt, SInt, Vec, Clock ...



A Sample: Verilog Generated from Chisel

```
//define a class for parameterized adder
    class ParamAddern(n: Int) extends Module {
      val io = IO (new Bundle{
        val a = Input(UInt(n.W))
        val b = Input(UInt(n.W))
        val out = Output(UInt((n+1).W))
      })
      io.out:=io.a+io.b
9
    //instantiate
10
    val add8 = Module(new ParamAdder(8))
11
    add8.a := a
12
    add8.b := b
13
    out := add8.out
```

```
module ParamAddern(
     input
                  clock.
     input
                  reset.
     input [7:0] io in a,
     input [7:0] io_in_b,
5
     output [8:0] io out
    assign io_out=io_in_a+io_in_b;
    endmodule
   //instantiate
    ParamAddern add8(
       .clock
                (svs clk).
12
       .reset (sys rst),
13
       .io_in_a (a
14
       .io in b (b
15
       .io out
                (out
16
17
   );
```

Combinations in Chisel

```
class PORT B(n:Int) extends Bundle{
    //Bundle Defines the combinations of

→ Modules

      var bo=Input(UInt(n.W))
      var b1=Input(UInt(n.W))
      var b3=Output(UInt(n.W))
    class PORT_C(n:Int) extends Bundle{
      var co=Input(UInt(n.W))
      var c1=Output(UInt(n.W))
10
11
12
    class PORT_A(n:Int) extends Bundle {
13
      //Exchange the Input and Output
14
      val interface b = Flipped(new PORT_B)
15
      val interface_c = Flipped(new PORT_C)
16
      val ao=Input(UInt(n.W))
17
      val a1=Output(UInt(n.W))
18
19
```

Here are the *combinations* of *Modules*. With Chisel, implementation is efficient and time-saving.




Figure 3: Modules Combinations

Combinations in Chisel

```
class Module_A extends Module{
20
      val io=IO(new (PORT A))
21
      ...//Operations
23
    ...//Module B, Module C
24
    class PortReuse extends Module {
25
      val io=IO(new Bundle{
26
        val in = Input(UInt(4.W))
27
        val out=Output(UInt(4.W))
28
29
      val ma=Module(new Module_A())
30
      val mb=Module(new Module B())
31
      val mc=Module(new Module_C())
32
33
      ma.io.interface_b<>mb.io//Match the Input and the Corresponding Output
34
      ma.io.interface c<>mc.io
35
      ma.ao.io :=io.in
36
      io.out:=ma.io.a1
37
38
```

Object-oriented programming in Chisel

```
class Payload extends Bundle {
        val data = UInt (16.W)
        val flag = Bool ()
3
4
    class Port[T <: Data ](private val dt: T) extends Bundle {</pre>
        val address = UInt (8.W)
        val data = dt. cloneType
8
    class NocRouter2[T <: Data ](dt: T, n: Int) extends Module {</pre>
        val io =IO(new Bundle {
10
        val inPort = Input(Vec(n, dt))
11
        val outPort = Output(Vec(n, dt))
12
   })
13
    // Route the payload according to the address
   // ...
15
    val router = Module(new NocRouter2 (new Port(new Payload), 4))}
```

Functional Abstraction in Chisel

```
val (cnt.cnt valid)=Counter(io.input valid.4)
     //Counter is a module provided by Chisel
     //We can define our own Module generators as well
     class Counter_pulse extends Module{
       val io=IO(new Bundle{
         val valid=Input(Bool())
         val goal num=Input(UInt(8.W))
         val pulse=Input(Bool())
         val cnt=Output(UInt(8.W))
10
         val out valid=Output(Bool())
11
12
       ...//Counter operations
13
       object Counter_pulse{
14
15
       def apply(valid:Bool,goal_num:UInt,pulse:Bool):(UInt,Bool)={
16
          val inst=Module(new Counter pulse())
17
           inst.io.valid:=valid
           inst.io.goal num:=goal num
18
           inst.io.pulse:=pulse
19
           (inst.io.cnt.inst.io.out valid)
20
21
22
23
     val (cnt2,cnt2_valid)=Counter_pulse(io.input_valid,6.U,cnt_valid)
```

Chisel for Super Resolution on FPGA

Conventional Convolution vs. Winograd Algorithm

Conventional Convolution Algorithm

The algorithm, consuming 9 DSPs in each convolutional computation, is demanding for DSPs on resource-limited FPGA.




Figure 4: Classical Convolution based Matrix-Multiplying

Conventional Convolution vs. Winograd Algorithm

Winograd Algorithm

The algorithm, consuming only 4 DSPs in each computation on FPGA, works as a replacement of convolution operator.

(3)

$$S = A^{T} \left[\left(G g G^{T} \right) \odot \left(B^{T} d B \right) \right] A \tag{1}$$

$$g = \begin{bmatrix} wt_{00} & wt_{01} & wt_{02} \\ wt_{10} & wt_{11} & wt_{12} \\ wt_{20} & wt_{21} & wt_{22} \end{bmatrix}$$
 (2

$$d = \begin{bmatrix} x_{00} & x_{01} & x_{02} & x_{03} \\ x_{10} & x_{11} & x_{12} & x_{13} \\ x_{20} & x_{21} & x_{22} & x_{23} \\ x_{30} & x_{31} & x_{32} & x_{33} \end{bmatrix}$$

$$B^{\mathsf{T}} = \begin{bmatrix} 1 & 0 & -1 & 0 \\ 0 & 1 & 1 & 0 \\ 0 & -1 & 1 & 0 \\ 0 & 1 & 0 & -1 \end{bmatrix} \tag{2}$$

$$G = \begin{bmatrix} 1 & 0 & 0 \\ 0.5 & 0.5 & 0.5 \\ 0.5 & -0.5 & 0.5 \\ 0 & 0 & 1 \end{bmatrix}$$
 (5)

$$A^{T} = \begin{bmatrix} 1 & 1 & 1 & 0 \\ 0 & 1 & -1 & -1 \end{bmatrix}$$

(6)

Winograd Algorithm Flow

$$S = A^{T} \left[\left(GgG^{T} \right) \odot \left(B^{T}dB \right) \right] A \tag{7}$$




Figure 5: Data Flow of the Winograd





Figure 6: pipline of the Winograd

Comparison: Length of Code



(a) Chisel Code (218 LOC)



(b) Verilog Code (3239 LOC)

Figure 7: Chisel-generated Verilog

Comparison: Computing Resources

Compromise

DSPs is the bottleneck of computing resources while FFs and LUTs are sufficient in most FPGA platforms.

It is a rewarding strategy to use Winograd Algorithm on FPGA.

Case	Conventional Convolution	Winograd Algorithm
DSPs	9	4
LUTs	334	650
FFs	1110	1500

Table 1: Resources of Conventional Conv. Wino. Algo.

Chisel: Trade-off between Verilog and HLS

- ► More efficient than Verilog
- ► More controllable than HLS

Case	Verilog	Chisel
DSPs	9	9
LUTs	180	229
FFs	1156	1523

Table 2: Resources of Conventional Convolution Implementation

Chisel Re-Thinking

- ► Chisel is more agile in SoC and Processors design, while less suitable in ASIC than Verilog
- ► Testing Chisel code with cycle-accurate tools is still not easy
- ► Chisel->FIRRTL->**Verilog**: Verilog is still the basis of IC Design

Q & A

Thanks for listening!