

CHEN Shixin 陈时鑫

Ph.D. Candidate ♀ Personal Web: sxchen.cn

✿ Department of Computer and Science ✿ The Chinese University of Hong Kong

Email: sxchen@link.cuhk.edu.hk ✿ WeChat: sxchen1999 ✿ Phone: (86)-18851835746

EDUCATION

The Chinese University of Hong Kong, Sha Tin, Hong Kong Aug. 2022 - Jul. 2026(Expected)

Ph.D. in Computer Science and Engineering

Supervisor: Prof. Bei Yu

Research Interest: Hardware Accelerator, Agile IC Design, Chiplet Architecture

Nanjing University, Nanjing, Jiangsu

Sep. 2018 - Jun. 2022

Bachelor of Engineering in VLSI Design and System Integration, Elite Class, Rank 2/35

Thesis: Design of a DNN Accelerator Based on Winograd Algorithm using Chisel Language

AWARDS

National Scholarship	2019
National Encouragement Scholarship	2020,2021
People's Scholarship	2020,2021,2022
The Yang Lanyun Leadership Scholarship	2021
The Dongliang Special Scholarship	2022
Outstanding Graduate of Jiangsu Province	2022
CUHK Vice-Chancellor's PhD Scholarship	2022
Hong Kong PhD Fellowship Scholarship (HKPFS)	2022

PUBLICATIONS

[C3] **Shixin Chen**, Hengyuan Zhang, Zichao Ling, Jianwang Zhai, Bei Yu, “The Survey of 2.5D Integrated Architecture: An EDA perspective”, *IEEE/ACM Asian and South Pacific Design Automation Conference (ASP-DAC)*, Japan, Jan. 21–23, 2025.

[C2] Mingjun Li*, Pengjia Li*, Shuo Yin, **Shixin Chen**, Beichen Li, Chong Tong, Jianlei Yang, Tinghuan Chen, Bei Yu, “WinoGen: A Highly Configurable Winograd Convolution IP Generator for Efficient CNN Acceleration on FPGA”, *ACM/IEEE Design Automation Conference (DAC)*, San Francisco, Jun. 23–27, 2024.

[C1] **Shixin Chen**, Su Zheng, Chen Bai, Wenqian Zhao, Shuo Yin, Yang Bai, Bei Yu, “SoC-Tuner: An Importance-guided Exploration Framework for DNN-targeting SoC Design”, *IEEE/ACM Asian and South Pacific Design Automation Conference (ASP-DAC)*, Korea, Jan. 22–25, 2024.

[J2] **Shixin Chen**, Shanyi Li, Zhen Zhuang, Su Zheng, Zheng Liang, Tsung-Yi Ho, Bei Yu, Alberto L. Sangiovanni-Vincentelli, “Floorplet: Performance-aware Floorplan Framework for Chiplet Integration”, *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)*.

[J1] Yang Bai, Xufeng Yao, Qi Sun, Wenqian Zhao, **Shixin Chen**, Zixiao Wang, Bei Yu, “GTCO: Graph and Tensor Co-Design for Transformer-based Image Recognition on Tensor Cores”, *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)*.

EXPERIENCES

SmartMore Co.Ltd

Shenzhen, Guangdong Province

Research Intern, Heterogeneous Computing Group

Jul. 2021 – Sep. 2022

Project: Hardware Accelerator for Super-Resolution Video Based on FPGA

